




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>6</sup> : <b>H04N 5/335</b></p>	<p><b>A1</b></p>	<p>(11) International Publication Number: <b>WO 99/43153</b> (43) International Publication Date: 26 August 1999 (26.08.99)</p>
<p>(21) International Application Number: PCT/US99/03473 (22) International Filing Date: 17 February 1999 (17.02.99) (30) Priority Data: 60/075,454 20 February 1998 (20.02.98) US (71) Applicant: PHOTOBIT CORPORATION [US/US]; 7th floor, 135 North Robles Avenue, Pasadena, CA 91101 (US). (72) Inventor: BEREZIN, Vladimir; 4749 Ramsdell Avenue, La Crescenta, CA 91214 (US). (74) Agent: HARRIS, Scott, C.; Fish &amp; Richardson P.C., Suite 1400, 4225 Executive Square, La Jolla, CA 92037 (US).</p>		<p>(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p><b>Published</b> <i>With international search report.</i></p>

(54) Title: A SINGLE CONTROL LINE FOR PROVIDING SELECT AND RESET SIGNALS TO TWO ROWS OF AN IMAGE SENSOR

(57) Abstract

A digital imaging system, such as an active pixel sensor (APS) system, includes an array of sensors (200) arranged into lines that form rows and columns. Each sensor (206) in the array includes a photosensor that collects electric charge when exposed to light. Each sensor (206) also includes a select circuit (214) that generates an output signal indicating the amount of charge collected by the photosensor during a given time, and a reset circuit (216) that clears collected charge from the sensor (206) at a selected time. The APS system also includes a line decoder circuit (105) that produces select and reset signals and delivers the signals to the select circuits over control lines (202). Each control line (202) connects to two adjacent lines, e.g., rows or columns, of the array (200), delivering a select signal to the image sensors (206) in one of the two lines, and delivering a reset signal to the image sensors (206) in the other line.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<b>AL</b>	Albania	<b>ES</b>	Spain	<b>LS</b>	Lesotho	<b>SI</b>	Slovenia
<b>AM</b>	Armenia	<b>FI</b>	Finland	<b>LT</b>	Lithuania	<b>SK</b>	Slovakia
<b>AT</b>	Austria	<b>FR</b>	France	<b>LU</b>	Luxembourg	<b>SN</b>	Senegal
<b>AU</b>	Australia	<b>GA</b>	Gabon	<b>LV</b>	Latvia	<b>SZ</b>	Swaziland
<b>AZ</b>	Azerbaijan	<b>GB</b>	United Kingdom	<b>MC</b>	Monaco	<b>TD</b>	Chad
<b>BA</b>	Bosnia and Herzegovina	<b>GE</b>	Georgia	<b>MD</b>	Republic of Moldova	<b>TG</b>	Togo
<b>BB</b>	Barbados	<b>GH</b>	Ghana	<b>MG</b>	Madagascar	<b>TJ</b>	Tajikistan
<b>BE</b>	Belgium	<b>GN</b>	Guinea	<b>MK</b>	The former Yugoslav Republic of Macedonia	<b>TM</b>	Turkmenistan
<b>BF</b>	Burkina Faso	<b>GR</b>	Greece			<b>TR</b>	Turkey
<b>BG</b>	Bulgaria	<b>HU</b>	Hungary	<b>ML</b>	Mali	<b>TT</b>	Trinidad and Tobago
<b>BJ</b>	Benin	<b>IE</b>	Ireland	<b>MN</b>	Mongolia	<b>UA</b>	Ukraine
<b>BR</b>	Brazil	<b>IL</b>	Israel	<b>MR</b>	Mauritania	<b>UG</b>	Uganda
<b>BY</b>	Belarus	<b>IS</b>	Iceland	<b>MW</b>	Malawi	<b>US</b>	United States of America
<b>CA</b>	Canada	<b>IT</b>	Italy	<b>MX</b>	Mexico	<b>UZ</b>	Uzbekistan
<b>CF</b>	Central African Republic	<b>JP</b>	Japan	<b>NE</b>	Niger	<b>VN</b>	Viet Nam
<b>CG</b>	Congo	<b>KE</b>	Kenya	<b>NL</b>	Netherlands	<b>YU</b>	Yugoslavia
<b>CH</b>	Switzerland	<b>KG</b>	Kyrgyzstan	<b>NO</b>	Norway	<b>ZW</b>	Zimbabwe
<b>CI</b>	Côte d'Ivoire	<b>KP</b>	Democratic People's Republic of Korea	<b>NZ</b>	New Zealand		
<b>CM</b>	Cameroon			<b>PL</b>	Poland		
<b>CN</b>	China	<b>KR</b>	Republic of Korea	<b>PT</b>	Portugal		
<b>CU</b>	Cuba	<b>KZ</b>	Kazakstan	<b>RO</b>	Romania		
<b>CZ</b>	Czech Republic	<b>LC</b>	Saint Lucia	<b>RU</b>	Russian Federation		
<b>DE</b>	Germany	<b>LI</b>	Liechtenstein	<b>SD</b>	Sudan		
<b>DK</b>	Denmark	<b>LK</b>	Sri Lanka	<b>SE</b>	Sweden		
<b>EE</b>	Estonia	<b>LR</b>	Liberia	<b>SG</b>	Singapore		



- 2 -

The control line delivers a select signal to at least one image sensor in one of the lines and delivers a reset signal to at least one image sensor the other line. The select signal causes the image sensor in the first line  
5 to place an output signal on the output line, and the reset signal clears information from the image sensor in the second line.

In another aspect, the invention features a digital imaging system that includes a plurality of image  
10 sensors arranged into an array of lines forming rows and columns. Each of the image sensors includes a photosensor that collects electric charge when exposed to light, a select circuit that generates an output signal indicating the amount of electric charge collected by the  
15 photosensor, and a reset circuit that removes collected charge from the photosensor. The system also includes a line decoder circuit. This circuit includes a plurality of control lines and a control circuit that delivers select signals and reset signals over the control lines.  
20 Each control line connects to image sensors in two lines of the array. Each control line delivers a select signal to the select circuits in one of the two lines and delivers a reset signal to the reset circuits in the other of the two lines.

25 In another aspect, the invention features a method for use in capturing an image with a plurality of image sensors arranged into an array of lines forming rows and columns. A select signal is delivered to at least one image sensor in a first one of the lines, and a reset  
30 signal is delivered to at least one image sensor in a second one of the lines. The select signal and the reset signal are delivered over a single control line. In response to the select signal, an output signal is delivered from the image sensor in the first line, and  
35 information is cleared from the image sensor in the

- 3 -

second line.

Other embodiments and advantages are apparent from the following description and from the claims.

#### Description of the Drawings

5 FIG. 1 is a schematic diagram of a conventional active pixel sensor (APS) circuit.

FIGS. 2 and 4 are schematic diagrams of two types of conventional active pixel sensors.

10 FIGS. 3 and 5 are timing diagrams for control signals delivered to the active pixel sensors of FIGS. 2 and 4.

FIG. 6 is a schematic diagram of an APS circuit in which a single control line is shared by two adjacent rows of sensors in the array.

15 FIGS. 7 and 9 are schematic diagrams of two types of active pixel sensors for use in APS circuits like that of FIG. 6.

20 FIGS. 8 and 10 are timing diagrams for control signals delivered to the active pixel sensors of FIGS. 7 and 9.

FIG. 11 is a schematic diagram of a logic circuit that drives a shared control line.

#### Detailed Description

A conventional APS circuit 100 is shown in FIG. 1.  
25 In this circuit 100, a timing controller 102 and a row driver 104 together form a control circuit 105 that generates two types of control signals, known as select signals and reset signals, which control the readout of collected charge from each sensor 110A-I in the APS array  
30 115. The control circuit 105 provides two control lines, a select line 106A-C and a reset line 108A-C, for each row 112A-C of sensors in the array 115. Each sensor 110A-I converts the collected charge into a signal and

- 4 -

delivers this signal to one of several column lines 114A-C when the corresponding select line 106A-C is asserted. All collected charge is cleared from the sensor when the corresponding reset line 108A-C is asserted.

5           FIG. 2 shows a typical active pixel sensor 120. The sensor 120 includes a photosensitive element, e.g., photodiode 122 that collects charge when exposed to light. The charge is delivered at selected times to an output driver 124. The output driver 124 includes two  
10 transistors 126, 128 that deliver an output signal to the corresponding column line 130. One of these transistors is a source-follower transistor 126, the source of which connects to a power supply line (Vdd), and the gate of which connects to the cathode of the photodiode 122. The  
15 other transistor is a switching transistor 128 that connects the drain of the source-follower transistor 126 to one of the column lines 130. The gate of the  
switching transistor 128 connects to one of the select lines 132 extending from the control circuit 105.

20           The sensor 120 also includes a reset transistor 134 connected between the cathode of the photodiode 122 and the power supply line (Vdd). The gate of this transistor 134 connects to one of the reset lines 136 extending from the control circuit.

25           In operation, charge collected in the photodiode 122 diffuses into the gate of the source-follower transistor 126 and creates an output voltage on the column line 130 when the switching transistor 128 is activated by the select line. The reset transistor 134  
30 begins conducting and thus clears collected charge from the photodiode 122 when the reset line 136 is asserted.

          FIG. 3 shows the relative timing of the select and reset signals for two adjacent rows of sensors in the APS array. Each row of sensors has a corresponding select  
35 line, which delivers a select pulse 140A-B to each sensor

- 5 -

in the row. Each row also has a corresponding reset line, which delivers a reset pulse 142A-B to each sensor in the row during the corresponding select pulse 140A-B. Charge that collects in the photodiode 122 during the 5 portion of the select pulse 140A-B that follows the reset pulse 142A-B is treated as background noise. The charge that collects in the photodiode during the portion of the select pulse 140A-B that precedes the reset pulse 142A-B is attributable both to background noise and to the 10 incoming image. The difference between the output signals generated during these two time periods indicates how much of the collected charge is attributable to the incoming image. The time interval between the rising or falling edge of the select signal 140A on one select line 15 and the corresponding rising or falling edge of the select signal 140B on an adjacent select line is known as the "row clock period."

FIG. 4 shows another typical APS sensor 145, which acts essentially as a single-stage charge-coupled device 20 (CCD). In this sensor 145, a photogate 144 and a charge transfer gate 146 replace the photodiode of FIG. 2. Four control signals, including a select signal, a reset signal, a photogate (PG) signal, and a charge transfer (TX) signal, are provided for each row of sensors in the 25 array. FIG. 5 shows the relative timing of the select, reset, and PG signals for two adjacent rows of sensors.

FIG. 6 shows an APS circuit 200 in which the number of control lines is reduced by almost a factor of two over conventional APS circuits. Instead of providing 30 separate select and reset lines for each row of sensors, the APS circuit 200 includes control lines 202A, 202B, 202C, respectively associated with each row of sensors. One additional control line 202B is also needed.

The sensors are arranged in an array formed by 35 lines including rows and columns 204A, 204B, 204C. Each

- 6 -

control line 202B, 202C that is connected between two sensor rows 204B, 204C is shared by all of the sensors on those two adjoining rows. In particular, a shared control line 202B delivers a select signal to sensors in one row 204B and delivers a reset signal to sensors in another row 204A.

FIGS. 7 and 9 show alternative image sensors 210, 220 for use in the shared-line APS array 200. A photodiode 212 serves as the image sensing device in one of these sensors 210. A single-stage CCD, embodied as a photogate 222 and a charge transfer transistor 224, serves as the image sensing device in the other sensor 220. The reset circuit structures for these sensors 210, 220 are similar to those for the conventional sensors of FIGS. 2 and 4. However, the switching transistor 214 and the reset transistor 216 do not connect to a separate dedicated select line and a dedicated reset line, as shown in FIGS. 2 and 4. Rather, these transistors 214, 216 connect to shared control lines 218, 219. Each of these delivers both select signals and reset signals to sensors in two rows of the APS array. The single-stage CCD sensor 220 (FIG. 9) also receives a photogate signal (PG) and a charge transfer signal (TX) like those described above.

FIG. 8 shows the relative timing of the control signals on the shared control lines 218, 219 for the sensor 210 of FIG. 7. The upper control line 218 provides one or more select pulses 230 to the switching transistor 214. During the select pulse 230, the lower control line 219 delivers a reset pulse 232 to the reset transistor 216. The collected charge is cleared from the photodiode 212 during the reset pulse 232. The lower control line 219 later provides a select pulse 234 that activates the sensors in another row of the array. The centers of the reset pulse 232 and the select pulse 234 on each shared



- 7 -

control line 219 are separated by a time interval that is equal to approximately one row clock period. In some implementations, the select pulse 230 on one control line 218 is deasserted during the corresponding reset pulse 5 232 on an adjacent control line 219, as shown by the dashed lines in FIG. 8.

FIG. 10 shows the relative timing of the photogate signal PG and the control signals provided on the shared control lines 218, 219 for the sensor 220 of FIG. 9. The 10 lower control line 219 delivers a reset pulse 242 to the reset transistor, and then the upper control line 218 delivers one or more select pulses 242 to the switching transistor. During the select pulse 242, a photogate pulse 244 is delivered to the photogate 222, during which 15 the photogate 222 transfers charge to the output driver. The lower control line 219 later delivers one or more select pulses 246 to the sensors in another row of the array.

FIG. 11 shows a logic circuit 250 that is used to 20 generate control signals on a shared control line (LINE N). This circuit 250 is added to the conventional control circuit 105 of FIG. 1 to replace a pair of select and reset lines with a single shared control line. The logic circuit 250 receives standard select pulse and row 25 select signals for a particular row N [SELECT(N), ROW\_SELECT(N)] from a conventional row driver. The circuit 250 also receives a standard reset pulse for an adjacent row N-1 [RESET(N-1)]. An AND gate 252 receives the SELECT(N) and ROW\_SELECT(N) signals as input, and an 30 OR gate 254 receives the RESET(N-1) signal and the output of the AND gate 252 as input. The output of the OR gate drives a control line (LINE N) that is shared by the sensors in row N and row N-1 of the array. The control

- 8 -

line is asserted when both the ROW\_SELECT(N) and the SELECT(N) signals are asserted and when the RESET(N-1) signal is asserted.

Other embodiments are within the scope of the following claims. For example, while the invention has been described in terms of an APS array, the invention is useful in other pixel based imaging systems. The invention also is not limited to the use of gated transistors, such as field effect transistors (FETs).

10 Other switching devices, including other types of transistors, such as bipolar junction transistors, are used in some implementations. Also, while this system is described as being used for one control for two rows, it should be understood that the control could be shared

15 between columns instead.

- 9 -

What is claimed is:

1. A digital imaging device comprising:  
a plurality of image sensors arranged into an  
array of lines including rows and columns;  
5 at least one output line connected to the image  
sensors; and  
a control line connected electrically to at least  
two different image sensors in two different lines and  
configured to deliver a select signal to at least one  
10 image sensor in a first one of the lines and to deliver a  
reset signal to at least one image sensor in a second one  
of the lines, where the select signal causes the image  
sensor in the first line to place an output signal on the  
output line, and where the reset signal clears  
15 information from the image sensor in the second line.
2. The digital image device of claim 1, wherein  
the lines to which the control line connects are rows.
3. The digital image device of claim 1, wherein  
the lines to which the control line connects are columns.
- 20 4. The digital imaging device of claim 1,  
wherein the image sensor includes a photosensor, such as  
a photodiode or a photogate.
5. The digital imaging device of claim 4,  
wherein the image sensor in the first line includes a  
25 select switch connected between the photosensor and the  
control line and configured to conduct when the select  
signal is received.
6. The digital imaging device of claim 5,  
wherein the select switch includes a transistor.

- 10 -

7. The digital imaging device of claim 4,  
wherein the image sensor in the second line includes a  
reset switch connected between the photosensor and the  
control line and configured to conduct when the reset  
5 signal is received.

8. The digital imaging device of claim 7,  
wherein the reset switch includes a transistor.

9. The digital imaging device of claim 1,  
further comprising a control circuit connected to the  
10 control line and configured to produce the reset signal  
and the select signal.

10. The digital imaging device of claim 9,  
wherein the control circuit is configured to produce the  
reset signal before producing the select signal.

15 11. The digital imaging device of claim 9,  
wherein the control circuit is configured to produce the  
reset signal and the select signal separated by a time  
increment approximately equal to a row clock period of  
the imaging device.

20 12. A digital imaging system comprising:  
a plurality of image sensors arranged into an  
array of lines including rows and columns, each image  
sensor including:

25 a photosensor configured to collect  
electric charge when exposed to light;  
a select circuit coupled to the  
photosensor to generate an output signal  
indicating an amount of electric charge  
collected by the photosensor; and

- 11 -

a reset circuit coupled to the  
photosensor to remove collected charge from  
the photosensor; and  
a line decoder circuit including:

5 a control circuit configured to produce  
select signals and reset signals; and

10 a plurality of control lines, each of  
which is connected to image sensors in two of  
the lines, and each of which is configured to  
deliver one of the select signals to the  
select circuits of image sensors in one of  
the two lines and to deliver one of the reset  
signals to the reset circuits of image  
sensors in the other of the two lines.

15 13. The digital imaging system of claim 12,  
wherein the control circuit is configured to generate the  
reset signal for each control line before generating the  
select signal for the control line.

20 14. The digital imaging system of claim 12,  
wherein the select circuit in each image sensor includes  
a source-follower transistor coupled to a switching  
transistor.

25 15. The digital imaging system of claim 14,  
wherein the gates of each of the switching transistors in  
one of the rows are driven by a select signal delivered  
by one of the control lines.

30 16. The digital imaging system of claim 14,  
wherein the source-follower transistor is configured to  
convert electric charge collected by the photosensor into  
an output voltage.

- 12 -

17. The digital imaging system of claim 12, wherein the reset circuit in each image sensor includes a switching transistor.

18. The digital imaging system of claim 17,  
5 wherein the gates of each of the switching transistors in one of the lines are driven by a reset signal delivered by one of the control lines.

19. The digital imaging system of claim 12,  
10 wherein the lines to which each control line connects are rows.

20. The digital imaging system of claim 12, wherein the lines to which each control line connects are columns.

21. A method for use in capturing an image with a  
15 plurality of image sensors arranged into an array of lines including rows and columns, the method comprising:  
delivering a select signal to at least one image sensor in a first one of the lines and a reset signal to at least one image sensor in a second one of the lines  
20 over a single control line;  
delivering an output signal from the image sensor in the first one of the lines in response to the select signal; and  
clearing information from the image sensor in the  
25 second one of the lines in response to the reset signal.

22. The method of claim 21, wherein delivering the output signal from the image sensor in the first line includes delivering the select signal to a select switch in the image sensor and causing the select switch to  
30 conduct.

- 13 -

23. The method of claim 21, wherein clearing information from the image sensor in the second line includes delivering the reset signal to a reset switch in the image sensor and causing the reset switch to conduct.

5           24. The method of claim 21, further comprising delivering the reset signal over the control line before delivering the select signal.

25. The method of claim 21, further comprising delivering the reset signal and the select signal  
10 separated by a time increment approximately equal to a row clock period of the array of image sensors.

26. The method of claim 21, wherein the lines to which the control line connects are rows.

27. The method of claim 21, wherein the lines to  
15 which the control line connects are columns.








FIG. 2




FIG. 4




FIG. 3




FIG. 5









FIG. 6



INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US99/03473

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC(6) :H04N 5/335  
 US CL :250/208.1; 348/294, 302-304, 307-312, 314, 315.  
 According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**  
 Minimum documentation searched (classification system followed by classification symbols)  
 U.S. : 250/208.1; 348/294, 302-304, 307-312, 314, 315.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
 NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
 APS

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,572,257 A (CONRADS et al) 05 November 1996, see entire document.	1-27
A, P	US 5,763,909 A (MEAD et al) 09 June 1998, see entire document.	1-27
A, P	US 5,831,258 A (STREET) 03 November 1998, see entire document.	1-27
A, P	US 5,734,191 A (CHI et al) 31 March 1998, see entire document.	1-27

Further documents are listed in the continuation of Box C.  See patent family annex.

- \* Special categories of cited documents:
- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*B\* earlier document published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed
- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- \* & \* document member of the same patent family

Date of the actual completion of the international search 07 MAY 1999	Date of mailing of the international search report <b>25 MAY 1999</b>
--	--

Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230	Authorized officer NGOC-YEN VU <i>Rogeria Zagan</i> Telephone No. (703) 305-4946
---	--