

(12) PATENT
(19) AUSTRALIAN PATENT OFFICE

(11) Application No. AU 199642166 B2
(10) Patent No. 711403

(54) Title
A linear tunable Gm-C integrator

(51)⁶ International Patent Classification(s)
H03K 005/153

(21) Application No: **199642166**

(22) Application Date: **1996.01.29**

(30) Priority Data

(31) Number	(32) Date	(33) Country
95200330	1995.02.10	NL

(43) Publication Date : **1996.08.22**

(43) Publication Journal Date : **1996.08.22**

(44) Accepted Journal Date : **1999.10.14**

(71) Applicant(s)
Alcatel N.V.


(72) Inventor(s)
Zhong Yuan Chang; Didier Rene Haspeslagh

(74) Agent/Attorney
**FREEHILLS PATENT ATTORNEYS,Level 32, MLC Centre,Martin Place,SYDNEY
NSW 2000**

(56) Related Art
US 5384501

ABSTRACT

A time-continuous tunable Gm-C integrator including a "super Gm" differential input stage (M1, M1/2, M2) and using linear and constant degeneration resistors (R1/R2) for obtaining the most optimal linear input-voltage to output-current conversion. The integrator is provided with three tuning CMOS transistors (MU1, MU2, MU3) controlling the integrating currents flowing between the input stages and from the input stages towards the outputs (OP/ON). By a suitable control of the tuning transistors and owing to the fact that the voltage swing across the latter is small, it is possible to obtain a perfectly linear transconductance (Gm) characteristic over the whole operating range of the integrator.



AUSTRALIA


Patents Act 1990

ORIGINAL
COMPLETE SPECIFICATION
STANDARD PATENT

Invention Title:

" A LINEAR TUNABLE Gm-C INTEGRATOR"

The following statement is a full description of
this invention, including the best method of
performing it known to us:-



This invention relates to a linear tunable Gm-C integrator including between a first and a second supply terminal two parallel branches each comprising the series connection of a first current source, a first junction point, a first active device, a second junction point and second current source, differential inputs of said integrator are coupled to said first active devices and said second junction points are coupled to differential outputs of said integrator via respective second active devices, said first junction points are further interconnected via resistive means and said differential outputs are interconnected via a capacitive means.

Such an integrator is generally known in the art and a problem therewith is to linearize its output-current versus input-voltage characteristic. This characteristic is a function of the transconductance (Gm) of the integrator and has to stay linear over the whole tuning range. The linearization is generally obtained by suppressing the non-linear components of the first active devices or by using degeneration techniques. On the one hand, it is well known that suppression requires accurate components matching perfectly and is thus not easy to realise in practice. On the other hand, degeneration techniques consist of using linear passive resistors as resistive means and gives good linearity. However, since the integrator is built in an electronic chip, on-chip resistors are subjected to temperature drifts and are process dependent. As a result, it is again not easy to obtain a linear integrator only by adjusting the value of the resistive means. Therefore, only non time-continuous tuned integrators based on this technique are available up to now.

Such a non time-continuous integrator is for instance known from the article "Very high linearity tunable OTA in 5V CMOS" by A.M. Durham et al, published in the IEE PROCEEDINGS-G, Vol. 140, No.3, JUNE 1993, pages 207 to 210. Therein, a solution is disclosed to tune the Gm value of a source degeneration integrator by using a switchable current mirror controlled by digital words. A lot of overhead is needed to perform the tuning because of the high amount of digital words used, and both the tuning range and the accuracy thereof are limited by the number of bits used in each digital word.

An object of the present invention is to provide an integrator which is accurately time-continuous tunable while using a minimum of overhead and which is

relatively easy to realise.

According to the invention, there is provided a linear tunable Gm-C integrator including between a first and a second supply terminal two parallel branches each comprising the series connection of a first current source, a first junction point, a first active device, a second junction point and second current source, differential inputs of said integrator being coupled to said first active devices, and said second junction points being coupled to differential outputs of said integrator via respective second active devices, said first junction points being further interconnected via resistive means and said differential outputs being interconnected via a capacitive means, characterized in that said integrator further includes tuning control means coupled to said second junction points and between said second junction points and said second active devices, and adapted to deviate currents at said second junction points under the control of tuning control signals.

It will be shown that in this way it is possible to tune the transconductance Gm of the integrator by adjusting the tuning control signals.




Preferably, said first active devices include first CMOS transistors and said tuning control means includes a third active device interconnecting said second junction points, and a pair of fourth active devices each connecting one of said second junction points to one of said second active devices, said third and fourth active devices being controlled by said tuning control signals to deviate currents at said junction points.

The third and fourth active devices are used to deviate portions of the currents flowing through the first active devices towards the capacitive means and/or between the second junction points. These third and fourth active devices operate in their linear region and experience only a small voltage swing over their terminals whereby a high linearity is obtained. As a result, a linear time-continuous tuning of the transconductance Gm of the integrator is obtained only by adjusting the tuning control signals. Compared with the above mentioned existing tuning techniques, the DC biasing condition of the present integrator is not



3a

changed whereby stable performances are obtained over the whole tuning range. Preferably, said third and fourth active devices are respectively third and fourth CMOS transistors, that the gate electrodes of said fourth CMOS transistors are interconnected, and that said tuning control signals are applied as a differential



control voltage between the gate electrode of said third CMOS transistor and the common gate electrodes of said fourth CMOS transistors.

As already mentioned, the third and fourth active devices, which are the tuning transistors of the integrator, experience only a small voltage swing across their drain and source electrodes and thereby operate in a very linear way. It can further be shown that as long as the voltage across the third tuning transistor is differential, no distortion will be generated by these tuning transistors.

Preferably, the CMOS transistor of each of said first active devices interconnects said first and second junction points, and that each of said first active devices further includes an operational amplifier to the non-inverting input of which said differential input is connected and to the inverting input of which said first junction point is connected, the output of said amplifier being connected to the gate electrode of the first CMOS transistor of the same branch.

In this way, the integrator includes a so-called "super Gm input stage" which is known in the art as performing the most optimal linear voltage-to-current conversion.

The above mentioned and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying drawing showing a Gm-C integrator according to the invention.

The Gm-C integrator shown in the drawing is used in bandpass filters performing accurate channel separation and out of band noise filtering in a Video - On-Demand (VOD) application. The Gm-C architecture is chosen because of its low power and high frequency capability. In this application, one filter is associated to a slow channel (24 kHz to 96 kHz) of an up-link from subscribers to a central office, whilst another filter is associated to a fast channel (138 kHz to 768 kHz) of a down-link whereon up to 6 Mbit/s video information is transmitted to the subscribers.

The filters operate according to a continuous-time bandpass filtering scheme in order to perform the required channel separation in the narrow transition band of 96 kHz to 138 kHz. This can be realised owing to the Gm-C integrator described below and which is designed to achieve more than 60 dB linearity over the filter wherein it is

included.

The Gm-C integrator of the invention includes, between supply terminals VDD and VSS, two main parallel branches each constituted by the series connection of a first current source I_{11}/I_{12} , the source-to-drain path of an input CMOS transistor M_{11}/M_{12} and a second current source I_{21}/I_{22} respectively. Differential input terminals I_P/I_N are each connected to a non-inverting input (+) of a respective operational amplifier O_1/O_2 of which the output is connected to the gate electrode of an associated input CMOS transistor M_{11}/M_{12} belonging to the same branch. In each branch, the junction point between the first current source I_{11}/I_{12} and the source electrode of the input CMOS transistor M_{11}/M_{12} is connected to the inverting input (-) of the operational amplifier O_1/O_2 of that branch, whilst these two junction points are interconnected by the series connection of identical linear resistors R_1 and R_2 . R_1 and R_2 are known as source degeneration resistors.

The integrator further includes between VDD and VSS two parallel biasing branches each constituted by the series connection of a Common Mode Feed Back (CMFB) CMOS transistor MC_1/MC_2 , a bias CMOS transistor MB_1/MB_2 , a cascode mounted CMOS transistor MT_1/MT_2 and a third current source I_{31}/I_{32} respectively. In each biasing branch, the junction point A/B between the cascode transistor MT_1/MT_2 and the third current source I_{31}/I_{41} is connected to the gate electrode of a CMOS transistor MM_1/MM_2 having its source electrode connected to the supply terminal VSS and its drain electrode connected to the gate electrode of transistor MT_1/MT_2 respectively. The later gate electrode of MT_1/MT_2 is further also connected to the supply terminal CDD via a fourth current source I_{41}/I_{42} . The integrator is further also provided with a Common Mode Feed Back control terminal VC connected to the common gate electrodes of the transistors MC_1 and MC_2 , as well as with a bias control input terminal VB connected to the common gate electrodes of the transistors MB_1 and MB_2 . The junction points between the drain electrodes of the transistors MB_1/MB_2 and MT_1/MT_2 constitute differential output terminals OP/ON of the integrator and are interconnected via an integrating capacitor CC.

The time-continuous tuning of the integrator is obtained by CMOS tuning transistors MU_1 , MU_2 and MU_3 . The main path of transistor MU_1/MU_2 interconnects

the junction point C/D of the input transistor M11/M12 and the second current source I21/I22 with the junction point A/B of the cascode transistor MT1/MT2 and the third current source I31/I32 respectively, whilst the source-to-drain path of transistor MU3 interconnects the junction D and D. Finally, the gate electrodes of the transistors MU1 and MU2 are interconnected.

A differential control voltage is applied to these tuning transistors MU1-MU3 in order to perform the correct time-continuous tuning. This control voltage is constituted by tuning control signals V1, V2 which are supplied to like-named respective tuning control input terminals. The tuning control terminal V1 is connected to the gate electrodes of the tuning transistors MU1 and MU2, whilst the tuning control terminal V2 is connected to the gate electrode of the tuning transistor MU3.

In this Gm-C integrator, the transconductance Gm is given by:

$$I = G_m \times V$$

where:

I is the output current;

V is the input voltage; and

Gm is the transconductance.

It will now be shown that the transconductance Gm is linear over the whole operating range of the integrator.

The above input circuit including the input CMOS transistors M11, M12 and the operational amplifiers O1, O2 is known in the art as a "Super Gm input stage" which, as input stage, realises the most optimal linear input-voltage versus output-current (V-I) conversion.

Moreover, without tuning, the transconductance Gm of the integrator is simply given by $1/R$ where R is the resistive value of the source degeneration resistors R1 and R2 in series. As these resistors are linear, a perfectly linear transconductance Gm is obtained at this stage over the whole operating range of the integrator.

The tuning transistors MU1 to MU3 control the currents flowing from the input transistors M11 and M12 to the output terminals OP and ON, i.e. to the integrating capacitor CC. To this end, the tuning transistor MU3 deviates a portion of the currents of the input transistors M11, M12 between the junction points C and D, whilst

the tuning transistors MU1 and MU2 allow another portion of these currents to flow towards the output terminals OP and ON respectively. The amount of currents deviated by the tuning transistors MU1 to MU3 is controlled by the tuning control signals V1 and V2.

The tuning transistors MU1 to MU3 experience only a small voltage swing over their source-to-drain path. As a result, they operate in their linear region and a high linearity of the transconductance G_m is obtained. Furthermore, it can be shown that as long as the voltage across the tuning transistor MU3 is differential, no distortion will be generated by these tuning transistors.

The transconductance G_m of the present integrator is given by:

$$G_m = \frac{1}{R} \left(\frac{1}{2} + \frac{V_c}{V_{cm} - V_T - V_A} \right)$$

where:

R is the resistive value of the resistors R1 and R2 in series;

V_c is the differential control voltage $V_1 - V_2$;

V_{cm} is the common mode control voltage $(V_1 + V_2) / 2$;

V_T is the threshold voltage; and

V_A is the voltage at the junction point C.

Since all the parameters are independent of the input signal, the transconductance G_m is linear.

In a practical case where $V_{cm} = 3$ Volt, $V_T = 1$ Volt and $V_A = 1$ Volt, the transconductance G_m can be tuned from 28% to 72% of its maximum value for a control voltage ranging from -0.5 Volt to +0.5 Volt. Moreover, contrary to the above mentioned known techniques, the present integrator does not change any DC biasing condition of the integrator whereby a stable performance is obtained over the whole tuning range.

While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the scope of the invention.

The claims defining the invention are as follows:

1. A linear tunable Gm-C integrator including between a first and a second supply terminal two parallel branches each comprising the series connection of a first current source, a first junction point, a first active device, a second junction point and second current source, differential inputs of said integrator being coupled to said first active devices, and said second junction points being coupled to differential outputs of said integrator via respective second active devices, said first junction points being further interconnected via resistive means and said differential outputs being interconnected via a capacitive means, characterized in that said integrator further includes tuning control means coupled to said second junction points and between said second junction points and said second active devices, and adapted to deviate currents at said second junction points under the control of tuning control signals.
2. An integrator as claimed in claim 1, wherein said first active devices include first CMOS transistors and wherein said tuning control means includes a third active device interconnecting said second junction points, and a pair of fourth active devices each connecting one of said second junction points to one of said second active devices, said third and fourth active devices being controlled by said tuning control signals to deviate currents at said second junction points.
3. An integrator as claimed in claim 2, wherein said third and fourth active devices are respectively third and fourth CMOS transistors, in that the gate electrodes of said fourth CMOS transistors are interconnected, and in that said tuning control signals are applied as a differential control voltage between the gate electrode of said third CMOS transistor and the common gate electrodes of said fourth CMOS transistors.
4. An integrator as claimed in claim 2, wherein the CMOS transistor of each of said first active devices interconnects said first and second junction points and in that each of said first active devices further includes an operational amplifier to the



non-inverting input of which said differential input is connected and to the inverting input of which said first junction point is connected, the output of said amplifier being connected to the gate electrode of the first CMOS transistor of the same branch.

5. An integrator as claimed in claim 2, wherein each of said second active devices is a second CMOS transistor coupled to said first supply terminal via biasing means and to said second supply terminal via a third junction point and a third current source, the gate electrode of a said second CMOS transistor being connected to a fourth junction point, said fourth junction point being connected to said first supply terminal via a fourth current source and to said second supply terminal via a fifth CMOS transistor.

6. An integrator as claimed in claim 5, wherein each of said fourth active devices is connected between one of said second junction points.


7. An integrator substantially as herein described with reference to the figure of the accompanying drawing.

Alcatel N.V.
By its Registered Patent Attorneys
Freehills Patent Attorneys

7th July 1999



00 01 96 42166



42166/96