PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H02M 3/335, 3/157

(11) International Publication Number: WO 00/67367

(43) International Publication Date: 9 November 2000 (09.11.00)

(21) International Application Number: PCT

PCT/US00/07612

(22) International Filing Date:

22 March 2000 (22.03.00)

(30) Priority Data:

09/304,307

3 May 1999 (03.05.99)

US

(71) Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, L.L.C. [US/US]; 5005 E. McDowell Road, Phoenix, AZ 85008 (US).


(72) Inventors: HALL, Jefferson, W.; 4526 E. Dry Creek Road, Phoenix, AZ 85044 (US). ALBERKRACK, Jade, H.; 1834 E. Calle de Caballos, Tempe, AZ 85284 (US).

(74) Agent: ATKINS, Robert, D.; Semiconductor Components Industries L.L.C., ON Semiconductor Intellectual Property Dept.-A230, 5005 E. McDowell Road, Phoenix, AZ 85008 (US). (81) Designated States: CN, JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: ACTIVATING DE-ACTIVATING SWITCHING REGULATOR IN REGULATION CYCLE



(57) Abstract

A switching regulator (18) for use in a switching power supply (10) receives a feedback signal and provides a gate drive signal. The switching regulator enables the gate drive signal once at any point during a cycle of an oscillator signal by setting a first latch (74) upon receiving a non-asserted feedback signal. Setting the first latch triggers a pulse generator (78) to generate a pulse signal. The first latch is not reset until the end of the cycle of the oscillator signal. Therefore, the pulse generator can generate only one pulse per oscillator cycle. The pulse signal sets a second latch (80) that enables the gate drive signal. The switching regulator disables the gate drive signal by resetting the second latch. A power transistor (20) conducts an inductor current through the primary winding of the transformer (16) in response to the gate drive signal.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	ТJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

ACTIVATING DE-ACTIVATING SWITCHING REGULATOR IN REGULATION CYCLE

Background of the Invention

5

10

15

20

25

30

The present invention relates in general to power supply regulation and, more particularly, to a switching regulator capable of starting the on-time of a power transistor once and then terminating the on-time of the power transistor anytime during a charging phase of a regulation cycle.

Most if not all electronic devices require a DC voltage of appropriate level for proper operation. The DC voltage is typically derived from an AC power source, e.g. by plugging a power supply into a wall socket. The AC voltage available at the wall socket is converted to a DC bulk voltage by a full-wave rectifier diode bridge. The DC bulk voltage is further converted to a regulated DC output voltage by a switching power supply.

The switching power supply uses a transformer, or an inductor depending on the configuration, as an energy transfer element. For example, a flyback-type power supply has a power transistor coupled to one side of the primary winding of a transformer. The power transistor turns on and off as determined by a switching regulator circuit to alternately store energy in the magnetic field of the transformer and transfer the stored energy to the secondary winding. The secondary winding of the transformer develops an output voltage across a shunt capacitor coupled in series with a rectifier across the secondary winding as a function of the energy transfer. The voltage across the capacitor provides the DC output voltage of the switching power supply.

The DC output voltage increases and decreases inversely with the power consumed by or delivered to the applied load. An increasing load decreases the DC output voltage and a decreasing load increases the DC output voltage. The DC output voltage, or a representation thereof, is fed back to the switching regulator circuit to allow the switching power supply to compensate for load variation. As the load increases, the DC output voltage decreases which causes the switching regulator to leave the power transistor on for a longer period of time 10 to store more energy in the magnetic field. additional energy is transferred to the secondary winding during the off time of the power transistor to supply the increased load and re-establish the DC output voltage. As the load decreases, the DC output voltage increases 15 which causes the switching regulator to leave the power transistor on for a shorter period of time in order to store less energy in the magnetic field. The reduced energy transfer to the secondary winding during the off time of the power transistor causes the power supply to 20 adjust to the decreased load and reduces the DC output

Some prior art switching regulator circuits are configured as gated oscillators where the power transistor receives a fixed frequency control signal which is enabled or disabled in response to the feedback signal. Each regulation cycle of the gated oscillator is initiated by a clock pulse signal setting a latch. The clock pulse signal initiates the regulation cycle by enabling the gate drive signal, and correspondingly the on-time of the power transistor, if the feedback signal is not asserted. The gate drive signal is terminated either by a current limit sense signal detecting peak current in the power transistor, or by a falling edge of

voltage back to its steady-state value.

25

30

an oscillator signal resetting the latch. If the feedback signal is asserted during the time when a regulation cycle should start, i.e. at the rising edge of clock pulse, then the gate drive signal is not enabled as the clock pulse signal to the latch is blocked by the feedback signal. The power transistor is not turned on and no energy is stored in the magnetic field of the transformer during that regulation cycle.

The switching regulator can react to changes in

10 output loading only at the start of the regulation cycle.

For example, if the feedback signal is asserted at the

beginning of the regulation cycle, indicating that the DC

output voltage is already above the regulation threshold,

then the power transistor is not turned on until at least

15 the next regulation cycle. Therefore, if feedback

information indicating an increasing load is delivered

immediately following the clock pulse, the power

transistor remains non-conductive during the regulation

cycle even though the load is demanding more power.

20

25

30

The gate drive signal and on-time of the power transistor during the regulation cycle is typically terminated either by peak current limit or by maximum duty cycle. For example, if the feedback signal is not asserted during the regulation cycle, indicating that the DC output voltage is below the regulation threshold, then the power transistor is turned on at the beginning of the regulation cycle. The power transistor is not turned off until terminated by peak current limit or the end of the maximum duty cycle. Therefore, if feedback information indicates that a load is suddenly removed and the output voltage is increasing, the power transistor continues to store energy in the magnetic field until terminated by peak current limit or maximum duty cycle, even though the load requires no additional energy.

The narrow window of opportunity to initiate a regulation cycle by enabling the gate drive signal and the inability to terminate the gate drive signal as indicated by the feedback signal causes poor transient response to variations in output loading during the regulation cycle.

Hence, a need exists for a switching regulator circuit which can respond to variations in output loading anytime during the regulation cycle.

10

25

Brief Description of the Drawings

FIG. 1 illustrates a switching power supply using secondary side regulation;

15 FIG. 2 illustrates the switching regulator circuit of FIG. 1; and

FIGs. 3-7 are waveform plots useful in the explanation of the invention.

20 Detailed Description of the Preferred Embodiment

Referring to FIG. 1, a switching power supply 10 is shown receiving an AC line voltage. The AC line voltage is converted to a DC bulk voltage by full-wave rectifier diode bridge 12. Capacitor 14 filters the DC bulk voltage. The primary winding of transformer 16 receives the DC bulk voltage. Regulator circuit 18 is typically implemented as an integrated circuit (IC) using conventional high voltage IC manufacturing processes.

The IC package is typically a three or four pin device with one feedback (FB) pin as the feedback input to the switching regulator. A second high voltage (HV) pin is connected to the drain of power switching transistor 20 for coupling to high voltage on the primary winding of

transformer 16. Power transistor 20 conducts an inductor current through the primary winding of transformer 16. A third ground (GND) pin is coupled to power supply conductor 22 operating at ground potential. A fourth pin (not shown) of the IC package may be coupled to a compensation or by-pass capacitor, or possibly a separate positive power supply input to the IC.

Power transistor 20 operates on regulation cycles controlled by switching regulator 18. When power transistor 20 conducts in a flyback mode configuration, an inductor current flows through the primary winding and stores energy in the magnetic field of transformer 16. When power transistor 20 is non-conductive, the energy stored in the magnetic field is transferred to the secondary winding. Capacitor 24 is coupled across the secondary winding of transformer 16 to develop a DC output voltage V_{OUT}. Diode 26 prevents current flow back into the secondary winding.

10

15

A current flows through resistor 28 and zener diode 20 32 under nominal operating conditions. Optical lightemitting diode (LED) 30 and photo-detection transistor 34 operate as an optical isolator to electrically isolate and optically couple the feedback information from capacitor 24 to the FB pin of switching regulator IC 18. If LED 30 is forward biased, then a current flowing 25 through LED 30 generates a quantity of photons proportional to the current flow. The photons are received by the photo-detection base of transistor 34 to render it conductive. Transistor 34 attempts to conduct 30 current from its collector to its emitter. However, since switching regulator 18 is only able to source limited current from its FB pin into the collector of transistor 34, transistor 34 saturates and the collector of transistor 34 is pulled to a low voltage. If LED 30

is not forward biased, then no photons are emitted from LED 30 leaving transistor 34 non-conductive and its collector high impedance.

The DC output voltage $V_{\mbox{OUT}}$ typically operates either 5 slightly above or below a predetermined regulation threshold in response to output loading. The regulation threshold is set by the voltage across zener diode 32 plus the voltage across LED 30 when forward biased. When the output load is relatively large causing the DC output 10 voltage $V_{\mbox{OUT}}$ to be below the regulation threshold, then the voltage across resistor 28 is such that LED 30 is not forward biased. Transistor 34 is non-conductive and the collector of transistor 34 is high impedance (feedback not asserted). An increase in the DC output voltage $V_{\mbox{OUT}}$ 15 above the regulation threshold causes LED 30 to become forward biased. A current flows through LED 30 and generates a quantity of photons proportional to the current flow. The photons transferred to the base of transistor 34 are sufficient to render it conductive and 20 pull its collector to a low voltage (feedback asserted). The low voltage on the collector of transistor 34, in response to the DC output voltage $V_{\mbox{OUT}}$ operating above the regulation threshold, represents feedback information that is provided to the FB pin of switching regulator IC 25 Switching regulator 18 provides a gate drive signal to the gate of power transistor 20 in response to the feedback signal to turn it on and off as necessary to regulate the DC output voltage V_{OUT} .

The regulation scheme shown in FIG. 1 is commonly called secondary side regulation because the feedback information is generated on the secondary side of the transformer. In the present embodiment, the feedback information is either asserted (low voltage) or not

asserted (high impedance) depending on whether the DC output voltage $V_{\mbox{OUT}}$ is above or below the regulation threshold. Switching regulator 18 is configured to continue pushing the DC output voltage V_{OIJT} to a higher value when the feedback signal is not asserted. When the DC output voltage $V_{\mbox{OUT}}$ is greater than the regulation threshold and the feedback signal is asserted, then the feedback loop provides a low voltage to the FB pin which causes switching regulator 18 to disable the gate drive 10 signal to power transistor 20 for one or more regulation cycles and hold the DC output voltage $V_{\mbox{OIIT}}$ at the regulation threshold. Disabling the gate drive signal prevents power transistor 20 from conducting during a particular regulation cycle. Holding power transistor 20 15 off during one or more regulation cycles stores no additional energy in the magnetic field of the transformer. Consequently, no additional energy is transferred to the secondary winding and the DC output voltage VOUT decreases accordingly.

The present invention is also applicable to other feedback schemes including primary side sensing where another auxiliary winding (not shown) is used to generate the feedback signal.

Further detail of switching regulator 18 is shown in Fig. 2. The FB pin is coupled to node 50. Zener diode 52 is coupled to the FB pin for electro-static discharge (ESD) protection. Current source 56 is referenced to power supply conductor 58 operating at a positive potential such as VDD=8 volts. Current source 56 sources a current I₅₆ into node 60. A reference voltage VREF1, typically set to 3.5 volts, is applied to the gate of transistor 62. When transistor 34 is non-conductive and node 50 is high impedance, transistor 62 is non-

conductive because the applied gate-source voltage ($V_{\rm GS}$) is less than the turn-on threshold of the device. Current source 56 goes into saturation and pulls the FEEDBACK LOGIC signal at node 60 to a logic one.

5

10

15

If switching power supply 10 is configured for secondary side regulation as shown in FIG. 1, then when the DC output voltage $V_{\rm OUT}$ is greater than the regulation threshold, LED 30 is forward biased and conducts a current to turn on transistor 34. The FB pin and node 50 are pulled to a low potential by the collector of transistor 34. The $V_{\rm GS}$ applied to transistor 62 is now greater than its turn-on threshold. Transistor 62 conducts a current greater than the current $I_{\rm 56}$ which causes the FEEDBACK LOGIC signal at node 60 to switch to logic zero.

Current source 56 and transistor 62 operate as a feedback detector circuit. When the signal on node 50 is greater than a value with respect to the reference voltage V_{REF1} , such that the V_{GS} of transistor 62 is less 20 than the turn-on threshold of the device, then transistor 62 is non-conductive and current source 56 sets the output detect signal of the detector, i.e. node 60, to a first logic state. In this case, the first logic state of the output detector signal indicates that the feedback 25 signal on the FB pin is not asserted and node 50 is not being driven by transistor 34 in secondary side regulation. Switching regulator 18 is allowed to generate a gate drive signal to turn on power transistor 20. When the signal on the FB pin is less than a value with respect to the reference voltage $V_{\mbox{\scriptsize REF1}}$, such that 30 the $V_{\mbox{GS}}$ of transistor 62 exceeds the turn-on threshold of the device, then transistor 62 conducts and sets the output detect signal of the detector to a second logic

PCT/US00/07612 WO 00/67367

state. If the turn-on threshold of transistor 62 is 1.2 volts, then that value of the feedback signal necessary to turn on transistor 62 and set the output detect signal of the detector to the second logic state is 3.5 - 1.2 =2.3 volts (or less). In this case, the feedback signal on the FB pin is asserted by transistor 34. The second logic state of the output detector signal indicates that the feedback signal on the FB pin is asserted. Switching regulator 18 is controlled to disable the gate drive signal to power transistor 20 because the DC output voltage $V_{\mbox{OUT}}$ is above the regulation threshold. output detect signal causes one or more regulation cycles of power transistor 20 to be skipped so that the energy transfer to the secondary winding is reduced to bring the DC output voltage $V_{\mbox{OUT}}$ back to its desired value.

5

10

15

20

30

Switching regulator 18 is configured as a gated oscillator or cycle skipper with a fixed frequency gate drive signal. The gate drive signal is either enabled or disabled by the regulator. The present invention is also applicable to pulse width modulator type regulators as would be readily apparent to one skilled in the art by the subject disclosure.

Oscillator 70 produces an oscillator signal, DMAX, typically having a fixed frequency of 100KHz and duty 25 cycle of 70% as shown in FIG. 3. The high portion of the DMAX signal defines the charging phase of the regulation cycle of power transistor 20. In the charging phase of the regulation cycle, power transistor 20 is either conducting or non-conducting in response to the feedback signal and the peak current through the power transistor. The energy stored in the magnetic field of the transformer is transferred to the secondary winding and the load during the energy transfer phase. The energy transfer phase is the portion of the charging phase of

the regulation cycle when power transistor 20 is not conducting and the low portion of the DMAX signal.

10

15

20

25

30

The DMAX signal is inverted by inverter 72 and applied to the reset input of RS latch 74. RS latch 74 may also be implemented as a flipflop, register, or any other such information storage device. RS latch 74 is set dominate meaning that in the case of simultaneous set and reset signals, the set signal dominates. FEEDBACK LOGIC signal and the DMAX signal are applied to inputs of AND gate 76. The output of AND gate 76 is coupled to the set input of RS latch 74. The Q-output of RS latch 74 is set to logic one on the rising edge of DMAX when the FEEDBACK LOGIC signal is logic one. FEEDBACK LOGIC signal is logic zero, then transistor 34 has asserted the feedback signal in response to the DC output voltage $V_{\mbox{OUT}}$ being greater than the regulation threshold. In that case, the logic zero FEEDBACK LOGIC signal blocks the DMAX oscillator signal from setting RS latch 74. AND gate 76 operates as a blocking circuit to block DMAX when FEEDBACK LOGIC is logic zero. one on the Q-output of RS latch 74 triggers pulse generator 78, commonly known as a one shot circuit, which delivers a pulse to the set input of RS latch or flipflop 80. RS latch 80 is reset dominate meaning that in the case of simultaneous set and reset signals, the reset signal dominates. The implementation of a pulse generation circuit or one shot circuit which generates a pulse signal upon receiving an enable signal is known in the art. Upon receiving the pulse from pulse generator 78 on its set input, the Q-output of RS latch 80 goes to logic one. The Q-output of RS latch 80 is coupled to an enable input of gate driver 82 to enable gate driver 82 to provide a gate drive signal to power transistor 20. Power transistor 20 conducts current through the primary

winding of transformer 16 via the HV pin when it receives a high gate drive signal.

Power transistor 20 is typically implemented with a first source conduction terminal coupled to the GND pin which conducts the majority of the inductor current. A 5 second source terminal of power transistor 20 conducts a minority of the inductor current. The second source terminal includes resistor 86 operating as a current sensing circuit. A portion of the current flowing 10 through power transistor 20 also flows through resistor 86. Therefore, the voltage across resistor 86 is a sense signal indicative of current flow through the power transistor. Separating the main current conduction path from the sense current conduction path allows for 15 effective sensing of primary current without adding a sense resistor in the main current path which would cause decreased operating efficiency.

The voltage across resistor 86 is fed back through leading edge blanking circuit 88. Further detail of 20 leading edge blanking circuit 88 is disclosed in US patent 5,418,410 and hereby incorporated by reference. Briefly, leading edge blanking circuit 88 inhibits current sensing during a portion of the rising edge of the gate drive signal to power transistor 20. When the 25 current sense signal ILIMIT exceeds the reference voltage $V_{\mbox{REF2}}$, then the output of comparator 90 switches to logic The reference voltage V_{REF2} is typically set to 0.5 volts. The output of comparator 90 is coupled to one input of OR gate 92. A second input of OR gate 92 is 30 coupled to the output of inverter 72, and a third input of OR gate 92 is coupled to the output of inverter 94, which is an inverted FEEDBACK LOGIC signal. The output of OR gate 92 is coupled to the reset input of RS latch 80.

In an alternate embodiment, the Q-output of RS latch 74 is coupled to the set input of RS latch 80, i.e. without pulse generator 78. In this case, RS latch 80 is an edge triggered memory element that sets its Q-output to a high state once only during the charging phase of the regulation cycle.

The waveform plot shown in FIG. 4 represents the voltage across resistor 86 or the current through power transistor 20. The voltage across resistor 86 also corresponds indirectly to the gate drive signal. Assume the FEEDBACK LOGIC signal is logic one indicating that the DC output voltage is less than the regulation threshold. On the rising edge of DMAX, RS latch 74 is set, thereby triggering pulse generator 78 and setting RS latch 80. Gate driver 82 provides a gate drive signal to turn on power transistor 20.

10

15

The waveform in FIG. 4 ramps to a peak current value $I_{\rm LIMIT}$ between time t_0 and time t_1 . When $I_{\rm LIMIT}$ reaches peak current, the voltage across resistor 86 exceeds $V_{\rm REF2}$ and the output of comparator 90 goes to logic one. The output of OR gate 92 changes to logic one and resets RS latch 80. The Q-output of RS latch 80 goes to logic zero which disables gate driver 82 and terminates the gate drive signal to power transistor 20 before the end of the charging phase of the regulation cycle. The gate drive signal and on-time of power transistor 20 is thus terminated by comparator 90 detecting peak current through resistor 86 anytime during the charging phase of the regulation cycle.

The waveform in FIG. 4 also demonstrates termination of the gate drive signal and on-time of power transistor 20 when switching regulator 18 reaches maximum duty cycle. Another gate drive signal starts at time t_2 and the voltage across resistor 86 ramps up between times t_2

and t_3 . However, by time t_3 , the current through power transistor 20 has not reached peak current limit. Therefore, comparator 90 never changes state to terminate the gate drive signal. On the falling edge of the DMAX 5 signal at time t3, the output of inverter 72 goes to logic one to reset RS latch 74. The output of inverter 72 also switches the output of OR gate 92 to logic one and resets RS latch 80. The Q-output of RS latch 80 goes to logic zero which disables gate driver 82 and terminates the gate drive signal to power transistor 20. The gate drive signal and on-time of power transistor 20 is thus terminated by switching regulator 18 reaching maximum duty cycle. FIG. 4 illustrates control of the trailing edge of the gate drive signal, i.e. as seen by the abrupt drop in the voltage across resistor 86, at any point during the charging phase of the regulator.

10

15

20

25

The waveform in FIG. 5 demonstrates termination of the gate drive signal and on-time of power transistor 20 when switching regulator 18 detects an output voltage change that can be caused by a load transient. Assume the feedback signal is not asserted at time t_0 . FEEDBACK LOGIC signal is logic one. The output of OR gate 92 is logic zero. The output of AND gate 76 provides a rising edge with DMAX and sets the output of latch 74. Latch 74 triggers pulse generator 78 and sets latch 80. Latch 80 enables gate driver 82 and power transistor 20 begins conducting the inductor current. The inductor current through resistor 86 ramps up as shown in FIG. 5.

30 At anytime during the charging phase of the regulation cycle between times t_0 and t_1 , switching power supply 10 may receive an output voltage change partially from a sudden or dramatic decrease in the applied load. The DC output voltage $V_{\mbox{OIJT}}$ increases accordingly and LED

30 becomes forward biased. Transistor 34 turns on to assert the feedback signal and pulls node 50 to a low voltage. Transistor 62 turns on and pulls the FEEDBACK LOGIC signal at node 60 to a logic zero. The logic zero FEEDBACK LOGIC signal is inverted by inverter 94 and switches the output of OR gate 92 to logic one which resets RS latch 80. The Q-output of RS latch 80 goes to logic zero which disables gate driver 82 and terminates the gate drive signal to power transistor 20. Thus, the gate drive signal and on-time of power transistor 20 can be terminated anytime during the charging phase of the regulation cycle in response to asserting the feedback signal. FIG. 5 further illustrates controlling of the trailing edge of the gate drive signal by the abrupt drop in the voltage across resistor 86 at any point during the charging phase of the regulator.

10

15

20

25

30

The waveform in FIG. 6 demonstrates the case where the FEEDBACK LOGIC signal initially blocks the start of the gate drive signal at time t_0 because the DC output voltage $V_{\rm OUT}$ is greater than the regulation threshold. LED 30 is forward biased and transistor 34 is conducting. The feedback signal is asserted which pulls node 50 to a low voltage and turns on transistor 62. The FEEDBACK LOGIC signal goes to logic zero. With the FEEDBACK LOGIC signal at logic zero, AND gate 76 blocks the rising edge of DMAX and inhibits setting latch 74. Pulse generator 78 is not triggered, latch 80 is not set, and gate driver 82 is not enabled. The gate drive signal and on-time of power transistor 20 is not initiated at the rising edge of DMAX.

During the regulation cycle, the DC output voltage $V_{\rm OUT}$ becomes less than the regulation threshold possibly in response to a load transient to switching power supply 10 in the form of a sudden or dramatic increase in the

applied load. Anytime between times t_0 and t_1 , the increasing load transient is applied and DC output voltage $V_{\rm OUT}$ decreases. LED 30 is no longer forward biased and transistor 34 turns off. Transistor 62 turns off and the FEEDBACK LOGIC signal at node 60 goes to logic one. The output of AND gate 76 switches to logic one and sets RS latch 74. The Q-output of RS latch 74 goes to logic one and triggers pulse generator 78. Pulse generator 78 generates a pulse to set the Q-output of RS latch 80 to logic one and enable gate driver 82 to provide the gate drive signal and turn on power transistor 20. The voltage across resistor 86 ramps up sometime after time t_0 as shown in FIG. 6.

10

The waveform in FIG. 6 further demonstrates the 15 termination sequence of the gate drive signal and accordingly the on-time of power transistor 20 as discussed above. The waveform reaches peak current before time t_1 . I_{LIMIT} exceeds the reference voltage $V_{\mbox{REF2}}$ and the output of comparator 90 switches to logic 20 one. OR gate 92 resets RS latch 80. The Q-output of RS latch 80 goes to logic zero which disables gate driver 82 and terminates the gate drive signal to power transistor The gate drive signal and on-time of power transistor 20 is terminated by resistor 86 detecting peak 25 current anytime during the charging phase of the regulation cycle.

The waveform in FIG. 6 also demonstrates termination of the gate drive signal and the on-time of power transistor 20 when switching regulator 18 reaches maximum duty cycle. Another gate drive signal starts anytime after time t₂. As discussed above, the start of the gate drive signal and on-time of power transistor 20 is delayed until the feedback signal is no longer asserted. Once the feedback signal is released sometime after time

t₂, the voltage across resistor 86 ramps up. However, by time t₃, the current through power transistor 20 has not reached peak current limit. Therefore, comparator 90 never changes state to terminate the gate drive signal. On the falling edge of the DMAX signal at time t_3 , the output of inverter 72 goes to logic one to reset RS latch The output of inverter 72 also sets the output of OR gate 92 to logic one and resets RS latch 80. output of RS latch 80 goes to logic zero which disables 10 gate driver 82 and terminates the gate drive signal to power transistor 20. The gate drive signal is thus terminated by switching regulator 18 reaching maximum duty cycle even though the on-time of power transistor 20 is delayed from the rising edge of DMAX. FIG. 6 15 illustrates control of the leading edge of the gate drive signal, i.e. as seen by the start of the ramp waveform across resistor 86, at any point during the charging phase of the regulator.

The waveform in FIG. 7 demonstrates the case of a 20 delayed start of the gate drive signal and on-time of power transistor 20 until the feedback signal is released and early termination of the gate drive signal and ontime of power transistor 20 if the feedback signal is reasserted during the same regulation cycle. Each of these 25 scenarios have been discussed independently and individually above and follow the same sequence. gate drive signal and on-time of power transistor 20 can be started anytime during the high state of DMAX by AND gate 76 receiving a logic one FEEDBACK LOGIC signal and 30 setting RS latch 74. The gate drive signal and on-time of power transistor 20 can be terminated anytime during the regulation cycle by OR gate 92 receiving a logic one signal from inverter 94 (inverted logic zero FEEDBACK LOGIC signal) to reset RS latch 80.

FIG. 7 illustrates control of the leading edge and the trailing edge of the gate drive signal, by the start and abrupt drop of the ramp waveform across resistor 86, at any point during the charging phase of the regulator. In the above discussion, notice that the control of the leading edge is independent of the control of the trailing edge. The leading edge of the gate drive signal can be started any time (before the trailing edge) in the charging phase irrespective of where the gate drive signal is terminated. Likewise, the control of the trailing edge is independent of the control of the leading edge. The trailing edge of the gate drive signal can be terminated any time (after the leading edge) in the charging phase irrespective of where the gate drive signal is started.

10

15

20

25

30

An important feature of the present invention is to avoid multiple on-times of power transistor 20 during any one particular regulation cycle. To accomplish this function, RS latch 74 receives its set input from AND gate 76. The output signal of AND gate 76 has a rising edge to set RS latch 74 when DMAX has a rising edge and FEEDBACK LOGIC is logic one or when FEEDBACK LOGIC has a rising edge and DMAX is logic one. Thus, RS latch 74 can be set anytime during the charging phase of the regulation cycle. RS latch 74 receives its reset input from inverter 72 as an inverted DMAX. RS latch 74 is reset when DMAX is low. Once the Q-output of RS latch 74 is set high, it cannot be set high again until it is reset which only occurs at the end of the regulation cycle. Additional positive pulses after the first positive pulse on the set input of RS latch 74 does not change the state of its Q-output. The rising edge from the Q-output of RS latch 74 triggers pulse generator 78 to generate a pulse. Pulse generator 78 receives a

rising edge when the Q-output of RS latch 74 is set which can only occur once during any given regulation cycle. The pulse generated by pulse generator 78 sets the Qoutput of RS latch 80 to enable gate driver 82 to provide the gate drive signal and start the on-time of power transistor 20. Once RS latch 80 is set, it is reset by the low state of DMAX corresponding to maximum duty cycle, or by the feedback signal being asserted corresponding to a logic zero FEEDBACK LOGIC signal, or 10 by peak current limit corresponding to ILIMIT exceeding reference voltage $V_{\mbox{REF2}}$. Once RS latch 80 is reset, it cannot be set again during the remainder of the regulation cycle because the Q-output of RS latch 74 is not reset until the end of the regulation cycle. 15 generator 78 generates a pulse to set RS latch 80 only upon setting the Q-output of RS latch 74 which occurs only once per regulation cycle.

In summary, the present invention provides a switching regulator for use in a switching power supply. The switching regulator receives a feedback signal at a 20 first pin of the integrated circuit and provides a gate drive signal. The switching regulator enables the gate drive signal once at any point during a cycle of the oscillator signal by setting a first latch upon receiving 25 the feedback signal non-asserted. Setting the first latch triggers a pulse generator to generate a pulse signal. The first latch is not reset until the end of the cycle of the oscillator signal. Therefore, the pulse generator can generate only one pulse per oscillator 30 cycle. The pulse signal sets a second latch that enables the gate drive signal. The switching regulator disables the gate drive signal by resetting the second latch upon receiving the feedback signal asserted during the charging phase of the regulator, or upon receiving a

predetermined value of a sense signal indicative of current flow through the power transistor, or upon detecting the end of the charging phase of the regulation cycle. A power transistor conducts an inductor current through the primary winding of the transformer in response to the gate drive signal. The switching regulator can start the gate drive signal and on-time of the power transistor once anytime during the oscillator cycle and terminate the gate drive signal and on-time of the power transistor once anytime during the oscillator cycle in response to the feedback signal.

5

10

15

Another advantage of the present invention is that the control signal to the power transistor can be asynchronous with respect to the oscillator signal and therefore can be asserted at a frequency different than the oscillator signal as required by the load. The spectral energy generated by the power transistor is spread over a wider frequency band thereby reducing RFI and EMI filter requirements.

CLAIMS

What is claimed is:

10

15

20

5 1. A regulator circuit providing a drive signal in response to a feedback signal, comprising:

a first information storage device (74) having a first input coupled for receiving an oscillator signal, and a second input coupled for receiving the feedback signal; and

a second information storage device (80) having a first input coupled to an output of the first information storage device, a second input coupled for receiving the feedback signal, and an output providing the drive signal.

- 2. The regulator circuit of claim 1, further including a pulse generator (78) having an input coupled to an output of the first information storage device and an output coupled to the first input of the second information storage device.
- 3. An integrated circuit, comprising a switching regulator (18) coupled for receiving a feedback signal at a first pin of the integrated circuit and providing a drive signal, wherein the switching regulator enables the drive signal at any point during a charging phase of the switching regulator upon receiving the feedback signal and disables the drive signal at any point during a charging phase of the switching regulator.

4. The integrated circuit of claim 3, further including a power transistor (20) having a first and second conduction terminals coupled to second and third pins of the integrated circuit for conducting an inductor current and having a control terminal coupled for receiving the drive signal.

- 5. A method of operating a regulator circuit, comprising the steps of:
- enabling a drive signal at any point during a charging phase of the regulator circuit upon receiving a feedback signal; and

disabling the drive signal at any point during the charging phase of the regulator circuit.

15

- 6. The method of claim 5 further including the step of conducting an inductor current through a power transistor (20)in response to the drive signal.
- 7. The method of claim 6, wherein the step of enabling a drive signal includes the steps of:

setting a first information storage device (74)upon receiving the feedback signal during a portion of the charging phase of the regulator circuit; and

- resetting the first information storage device at an end of the charging phase of the regulator circuit.
 - 8. The method of claim 7, wherein the step of enabling a drive signal further includes the steps of:
- 30 (78)generating a pulse signal upon setting the first information storage device; and

setting a second information storage device (80)in response to the pulse signal.


9. The method of claim 8, wherein the step of disabling a drive signal includes the step of resetting the second information storage device upon receiving the feedback signal.


5


10

- 10. The method of claim 9, wherein the step of disabling a drive signal further includes the step of resetting the second information storage device upon receiving a predetermined value of a sense signal indicative of current flow through the power transistor.
- 11. The method of claim 10, wherein the step of disabling a drive signal further includes the step of
- resetting the second information storage device upon

 15 receiving an end of the charging phase of the regulator circuit.
 - 12. A method of operating a regulator, comprising the steps of:
- generating a drive signal in the regulator;
 controlling a leading edge of the drive signal at
 any point during a charging phase of the regulator; and
 controlling a trailing edge of the drive signal at
 any point during the charging phase of the regulator
 independent of control of the leading edge of the drive
 signal.







INTERNATIONAL SEARCH REPORT

Interr nal Application No PCT/US 00/07612

A. CLASSI IPC 7	FICATION OF SUBJECT MATTER H02M3/335 H02M3/157					
According to	o International Patent Classification (IPC) or to both national classific	ation and IPC				
	SEARCHED	:				
IPC 7	cumentation searched (classification system followed by classificat H02M	ion symbols)				
Documentat	ion searched other than minimum documentation to the extent that	cush documents are included in the fields of	pambod			
Documenta	non-searched other than minimum documentation to the extent that s	such documents are included. In the lierus se	raicried			
Electronic d	ata base consulted during the international search (name of data ba	se and, where practical, search terms used)			
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT					
Category °	Citation of document, with indication, where appropriate, of the re-	levant passages	Relevant to claim No.			
X	US 5 612 858 A (WEINMEIER HARALD	ET AL)	3-7,12			
	18 March 1997 (1997-03-18)	. 16				
	column 1, line 61 -column 2, line column 3, line 59 -column 4, line					
	figure 2	·				
	column 4, line 62 -column 5, line	⊋ 2;				
	figure 5 column 5, line 14 - line 27; figu	ıre 6				
Α			1			
Α	US 5 675 240 A (TAKINOUE ISAO ET	T AL \	1-12			
^	7 October 1997 (1997-10-07)	I AL)	1-12			
:	figure 8					
	er documents are listed in the continuation of box C.	Patent family members are listed in	n annex.			
° Special cat	regories of cited documents :	"T" later document published after the inter or priority date and not in conflict with t				
	nt defining the general state of the art which is not ered to be of particular relevance	cited to understand the principle or the invention				
"E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention						
"L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone						
citation	or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	"Y" document of particular relevance; the cli- cannot be considered to involve an inv document is combined with one or more	entive step when the			
obcurrent is combined with one or more other such documents such combination being obvious to a person skilled in the art.						
later th	an the priority date claimed	*&* document member of the same patent fa	amily			
Date of the a	actual completion of the international search	Date of mailing of the international seal	rch report			
16	5 June 2000	05/07/2000				
Name and m	iailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer				
	European Patent Office, P.B. 5616 Patendaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl,					
	Fax: (+31–70) 340–3016	Roider, A				

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter: nal Application No PCT/US 00/07612

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5612858	Α	18-03-1997	AT	403535 B	25-03-1998
			AT	194693 A	15-07-1997
			AT	154179 T	15-06-1997
			DE	5 94 03052 D	10-07-1997
			MO	9509476 A	06-04-1995
			EP	0721692 A	17-07-1996
US 5675240	A	07-10-1997	JP	8107668 A	23-04-1996