(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 31 January 2002 (31.01.2002)

PCT

(10) International Publication Number WO~02/09084~A1

(72) Inventor: KUIJK, Karel, E.; Prof. Holstlaan 6, NL-5656

(74) Agent: RAAP, Adriaan, Y.; Internationaal Octrooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eindhoven (NL).

(51) International Patent Classification7: G09G 3/36, 3/32

(21) International Application Number: PCT/EP01/07572

(22) International Filing Date: 3 July 2001 (03.07.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

00202605.2 20 July 2000 (20.07.2000) EP

2001)

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(81) Designated States (national): CN, JP, KR.

Published:


with international search report

AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(54) Title: ACTIVE MATRIX DISPLAY DEVICE



(57) Abstract: A new switch circuit is proposed for use in display devices, comprising a series switch of complementary TFT transistors (11, 12) per pixel (8, 25). Simultaneous selection of the transistors provides low power applications. On the other hand, logic functions may be implemented.



WO 02/09084 A1

15

20

25

ACTIVE MATRIX DISPLAY DEVICE

The invention relates to a display device comprising, on a substrate, a matrix of selection electrodes and data electrodes, with a pixel and at least a field effect transistor of a first type at the area of a crossing of the selection electrodes and data electrodes.

Examples of such an active matrix display device are the TFT-LCDs or AMLCDs which are used in laptop computers and in organizers, but they are also increasingly used in GSM telephones.

A problem in many portable display devices is the power consumption. This problem also occurs when the display device is constructed as a reflective display device (in which the power consumption for a backlight is avoided).

In such portable applications, the required drive voltages for the liquid crystal display cell are supplied by a drive IC for which the supply voltage is usually obtained by means of (capacitive) voltage multiplication (boosting). The conventional AM-LCDs usually require voltages of the order of 20 to 25 volts for driving TFT transistors, while drive voltages of 10 volts or less are sufficient for a known electro-optical effect such as the supertwist liquid crystal effect.

It is an object of the present invention to provide a display device of the type described in the opening paragraph, having a lower power consumption so that it can be used for a longer period of time with a single battery load.

To this end, a display device according to the invention is characterized in that the display device comprises, between the data electrode and the pixel, in series with the field effect transistor of the first type, at least a second field effect transistor of a second, opposite type, the gate electrode of one of the field effect transistors being connected to a selection electrode.

Although the voltage at the data electrode is usually variable, a selection electrode as described in the present application is sometimes also understood to be an electrode to which a fixed voltage (reference) is supplied.

WO 02/09084 PCT/EP01/07572

2

The invention is based on the recognition that, notably when using polycrystalline silicon or even monocrystalline silicon, both field effect transistors of the first type and field effect transistors of the second, opposite type (for example, p type and n type transistors) can be made on one and the same substrate of, for example, glass or a synthetic material. A considerable reduction of the power consumption can thereby be realized, as compared with the conventional AM-LCDs in which field effect transistors of only one type are used. Notably when using liquid crystal display cells, in which the polarity across the cell is changed at each frame, very low voltages are sufficient. The invention may also be used to advantage for other types of display devices such as active matrices based on (O) LEDs or polymer LEDs.

In a first embodiment, the gate electrode of the first field effect transistor of the first type is connected to the selection electrode.

A further embodiment of the display device according to the invention is characterized in that the gate electrode of the second field effect transistor of the second type is connected to an extra selection electrode. The extra selection possibility obtained in this manner may be utilized in different ways. For example, selection pulses may be simultaneously applied to the gate electrodes of the field effect transistors, but the display device may also comprise drive means for supplying selection pulses to the gate electrode of the first field effect transistor and for a conditioned supply of selection pulses to the gate electrode of the second field effect transistor. This conditioned supply provides the possibility of rendering (parts of) the display device inoperative (temporarily or not temporarily) or using them at a lower frequency so that the dissipation is even further reduced.

Another embodiment of the display device according to the invention is characterized in that the gate electrode of the second field effect transistor of the second type is connected to a data electrode. In this way, it can be achieved, for example, that, dependent on the presence of information, the second field effect transistor is turned on or not turned on.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

In the drawings:

5

10

15

20

25

30

Fig. 1 shows diagrammatically a display device with a matrix of pixels, Fig. 2 shows a detail of the display device of Fig. 1, embodying the invention,

10

15

20

25

30

Fig. 3 shows a transmission/voltage characteristic curve for a liquid crystal cell as used in the display device of Fig. 1, while

Fig. 4 shows the use of the invention in a display device based on lightemitting pixels, and

Fig. 5 shows a variant of Fig. 2.

The Figures are diagrammatic and not drawn to scale. Corresponding elements are generally denoted by the same reference numerals.

Fig. 1 is an electrical equivalent of a display device 1 to which the invention is applicable. It comprises a matrix of pixels 8 at the area of crossings of m row or selection electrodes 5 and n column or data electrodes 6. The row electrodes are consecutively selected via a row driver 36, while the column electrodes are supplied with data via a data register 35. To this end, incoming data signals 2 are first processed, if necessary, in a processor 3. Mutual synchronization takes place via drive lines 7.

In the present embodiment, the pixel 8 forms part of a liquid crystal display device. In the conventional active matrix TFT technology, TFT transistors associated with a pixel are activated via a selection pulse on the gate electrode, while the voltages on the data electrodes which are connected to the source electrodes of the TFT transistors define the voltage on the picture electrodes connected to the drain electrodes. According to the invention, a data electrode 6 (Fig. 2) is connected to the pixel via a field effect transistor 11 (TFT) of the first type (the n type in this embodiment) in series with a second field effect transistor 12 (TFT) of a second, opposite type (the p type in this embodiment). The drain of TFT 11 is connected to the source of TFT 12 while the gate electrode of the first field effect transistor 11 of the first type is connected to a selection electrode 5. In this embodiment, the gate electrode of the second field effect transistor 12 is connected to an extra selection electrode 4. A suitable technology of manufacturing TFTs of the p type as well as the n type uses polysilicon transistors ("high temperature poly" or "low temperature poly") but also the use of monocrystalline silicon or other semiconductor materials is not excluded. The drain of transistor 12 is connected to an electrode 19 of a pixel 8 and also to a plate of a storage capacitor 15 provided in the conventional manner. The other plate of the storage capacitor is connected to a voltage source 17 via an extra electrode 16. The transistors 11, 12 and the electrodes 4, 5, 6, 16 are present on a first substrate of, for example, glass or a synthetic material. The counter electrode 20 of the pixel 8 is connected to a voltage source 17' via an

10

15

20

25

30

4

electrode 18. In this embodiment, the same value is chosen for the voltages of the voltage sources 17, 17'.

In the embodiment of Fig. 2, a selection voltage V_g is supplied during selection to the selection electrode 5 (i.e. to the gate electrode of the first field effect transistor 11 of the first type), while the voltage at this selection electrode is 0 volt during non-selection. Simultaneously, a selection voltage of 0 volt is supplied during selection to the extra electrode 4 (i.e. to the gate electrode of the second field effect transistor 12 of the second type), while the voltage at this extra selection electrode is V_g during non-selection. Consequently, the two transistors 11, 12 are turned on during selection (it is assumed that the threshold voltages of the TFT transistors are approximately $V_{Tn} = 1.0 \text{ V}$ (n-channel TFT 11) and $V_{Tp} = -1.0 \text{ V}$ (p-channel TFT 12). During non-selection (referred to as the "hold state") the two transistors are turned off.

For positive pixel voltages, the data voltage V_d at a column electrode 6 is $V_{th} \le V_d \le V_{sat}$, in which V_{th} and V_{sat} are the threshold and saturation voltage, respectively, of the liquid crystal (see Fig. 3). A customary value for a liquid crystal material is $V_{th} = 1.5$ V. For a contrast of 300:1, V_{sat} is usually 4.5 V in a transmissive display device. In a reflective display device, notably in said automotive applications and telephones, much less contrast (for example, 10:1) is sufficient so that a voltage of about 3 V can be chosen for V_{sat} . The counter electrode 18 (and therefore also the extra line 4) has a voltage $V_{CE} = 0$ V. When the selection line 5 receives a voltage V_g and the extra electrode simultaneously receives a voltage 0 V, the two transistors 12, 13 will be turned on and the point 21 will be charged to a voltage $V_{th} \le V_A \le V_{sat}$ so that the pixel capacity V_p is charged to $V_{th} \le V_p \le V_{sat}$.

When pixel voltages having an opposite (here, negative) value must be written in the next frame (or in the next row, dependent on the drive mode) the counter electrode is switched to a voltage $V_{CE} = V_{sat} + V_{th}$, i.e. to 4.5 V in the embodiment of a reflective display device. The voltage at the point 21 then increases to $V_{sat} + 2V_{th} \le V_A \le 2V_{sat} + V_{th}$, which corresponds to $6.0 \text{ V} \le V_A \le 7.5 \text{ V}$ in the case of the above-mentioned values.

With a value of $V_g = 6$ V, it now holds that, if the circuit only used an n-channel TFT as a switch, it would remain blocked, whereas it would start conducting when only a p-channel TFT were used as a switch because the gate is at 6 V and the pixel connection at the location of point 21 can receive a voltage of 7.5 V so that the drain of transistor 12 can function as a source. Since there is a series arrangement of an n-type and a p-type TFT, there cannot be a current flow. When the relevant row is written negatively, at

10

15

20

25

30

which the data voltage V_d ' on the column is again chosen to be in the range of $V_{th} \le V_d$ ' $\le V_{sat}$ to maintain the total voltage range as small as possible, then the voltage at point 21 (V_A) will be $V_{th} \le V_A \le V_{sat}$ and the pixel voltage V_p will be $V_A - V_{CE}$, in which $V_{CE} = V_{sat} + V_{th}$ so that $-V_{sat} \le V_p \le -V_{th}$.

When the voltages are to be written again positively in the next frame (or the next row), then the voltage at the counter electrode 20 (and also on the extra line 16) is switched to 0 V again. The voltage at point 21 will then be $-V_{sat} \le V_A \le -V_{th}$. If only the n channel TFT 13 were used, it would start conducting, but the series arrangement of an n-type and a p-type transistor now also prevents the occurrence of conduction. Consequently, the voltage range of the gate voltage V_g may also be limited to $V_{sat} + 2V_{th}$, about 6 V in the relevant embodiment.

The power consumption in the circuit of Fig. 1, 2 may be further decreased when information does not change for a longer period of time. In this respect it is to be noted that the data need not necessarily be inverted after every frame (or after every row). A DC drive mode is very well possible. In that case, it can be ascertained in the drive circuit 3, or with an extra circuit at the input or output of register 5, that the data V_d at one of the column electrodes 6 does not change during a plurality of consecutive selections. The extra circuit may then be used to cause the extra electrode 4 to switch at a smaller frequency (from V_g to 0 V). The picture information is then refreshed at a lower frequency, which takes less dissipation. The information is maintained for a longer period of time as the storage capacitor 15 has a higher capacitance.

In the embodiment of Fig. 4, the series arrangement of two complementary TFT transistors in a display device based on electroluminescence is used to apply a charge (corresponding to a value of the picture information) to a capacitor 15. The capacitor 15 functions as a storage element and, together with a transistor 26, it forms a current source which, dependent on the impressed voltage at point 21, defines the current flowing during selection through the transistor 26 and hence through the pixel (the (O)LED or (P)LED) 25. To this end, for example, the switch 28 shown diagrammatically is closed during selection so that the voltage source 27 provides the series arrangement of the current source 15, 26 and the LED 25 between the lines 29, 30 with the required voltage so that the LED 25 luminesces with the desired intensity. The voltage applied to the capacitor 15 is defined by the data voltage at column electrode 6. However, the supply of the voltage is not only defined by selection via selection electrode 5 but the extra electrode 24 should also select transistor 12 via gate 14. This can be realized by providing an inverse pulse, similarly as in the

10

15

20

25

30

embodiment of Figs. 1, 2. The selection pulse at electrode 24 may also be supplied in a conditioned way so that the information can be presented at a lower frequency. Since the two transistors 11, 12 are arranged in series, logics can be driven thereby, (the two transistors have an AND function). By providing one of the transistors (transistor 12 in this embodiment) (or both transistors) with an extra gate connection 24', the possibilities of driving logics are even further extended. By arranging one or more transistors parallel to the transistors 11, 12, an OR function can also be realized.

A completely different display device according to the invention is shown in Fig. 5. The sources of the three n-type transistors 11', 11", 11"' are connected to electrode 6. The drains of the transistors 11', 11", 11"' are connected to associated capacitors 31', 31", 31"', whose capacitances are in the ratio of 4:2:1. The electrodes 36', 36", 36"' are coupled to, for example, the output of a digital register, whose output is presented to the gate electrodes 13 during selection (for example, via an AND gate). Dependent on the digital values in the register, the transistors 11', 11", 11"' are turned on or off and, dependent on these digital values, the assembly of capacitors 31', 31", 31"' at point 35 receives a voltage which may assume eight values between 0 volt and a given maximum with 6 intermediate values (D/A conversion). To remove charge from the capacitors 31 in advance, they are shunted to earth with transistors 33 whose gates are controlled via lines 34. The inverse signal of the gate electrodes 36 is supplied to the lines 34. This discharge may also take place with the digital information, prior to the selection via gates 13, by selecting all transistors and giving the line 6 a voltage of 0 V.

An additional advantage of this device is that the voltage at the electrode 6 may be adjustable, dependent on the properties of the liquid crystal (or the LEDs) (scalable D/A conversion). By subsequently selecting transistor 12, the voltage is transferred to point 35 and thereby defines the voltage across the pixel (and the transmission or reflection).

The invention is of course not limited to the embodiments described above. As stated, for example, monocrystalline transistors instead of polycrystalline transistors may be used. If necessary, the use of bipolar transistors is also possible.

The protective scope of the invention is not limited to the embodiments described. The invention resides in each and every novel characteristic feature and each and every combination of characteristic features. Reference numerals in the claims do not limit their protective scope. Use of the verb "to comprise" and its conjugations does not exclude the presence of elements other than those stated in the claims. Use of the article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements.

CLAIMS:

- 1. A display device (1) comprising, on a substrate, a matrix of selection electrodes (5) and data electrodes (6), with a pixel and at least a field effect transistor (11) of a first type at the area of a crossing of the selection electrodes and data electrodes, characterized in that the display device comprises, between the data electrode and the pixel, in series with a field effect transistor (11) of the first type, at least a second field effect transistor (12) of a second, opposite type, the gate electrode of one of the field effect transistors being connected to a selection electrode(s) (5).
- 2. A display device as claimed in claim 1, characterized in that the gate electrode 10 (13) of the first field effect transistor (11) of the first type is connected to the selection electrode (5).
 - 3. A display device as claimed in claim 2, characterized in that the gate electrode (14) of the second field effect transistor (12) of the second type is connected to an extra selection electrode (4).
 - 4. A display device as claimed in claim 1, characterized in that the gate electrode (14) of the second field effect transistor (12) of the second type is connected to a data electrode (6, 24).

20

15

5

- 5. A display device as claimed in claim 3, characterized in that the display device comprises drive means (3, 7, 35, 36) for supplying selection pulses to the gate electrodes of the field effect transistors.
- 25 6. A display device as claimed in claim 5, characterized in that the selection pulses are simultaneously supplied to the gate electrodes of the field effect transistors.
 - 7. A display device as claimed in claim 4, characterized in that the display device comprises drive means (3, 7, 35, 36) for the supply of selection pulses to the gate electrode of

the first field effect transistor (11) and for the conditioned supply of selection pulses to the gate electrode of the second field effect transistor (12).

- 8. A display device as claimed in claim 7, characterized in that the selection
 5 pulses for the first field effect transistor differ in time duration from those for the second field effect transistor.
 - 9. A display device as claimed in claim 7 or 8, characterized in that the drive means comprise means for temporarily suppressing the selection pulses of at least one of the field effect transistors.
 - 10. A display device as claimed in claim 8 or 9, characterized in that the selection pulses are supplied at a different frequency to the gate electrodes of the field effect transistors.

15

10


- 11. A display device as claimed in claim 2, characterized in that the gate electrode of the second field effect transistor of the second type is connected to a data electrode.
- 12. A display device as claimed in claim 1, characterized in that the display device comprises a capacitor (15), an electrode of which is connected to an electrode of the pixel.
 - 13. A display device as claimed in claim 1, characterized in that the pixel comprises at least a layer of liquid crystal material between two picture electrodes.
- 25 14. A display device as claimed in claim 13, characterized in that the display device comprises a capacitor (15) between the electrode (19) of the pixel and an electrode (16) connected to a terminal of a power supply voltage (17).
- 15. A display device as claimed in claim 1, characterized in that the display device comprises a capacitor (31), an electrode of which is connected to the common point of the field effect transistor of the first type and the field effect transistor of the second type.
 - 16. A display device as claimed in claim 15, characterized in that the display device comprises a plurality of field effect transistors of the first type between the selection

WO 02/09084 PCT/EP01/07572

electrode and a plurality of capacitances associated with each field effect transistor of the first type.

- 17. A display device as claimed in claim 16, characterized in that the selection electrode is connected to a bias voltage.
 - 18. A display device as claimed in claim 17, characterized in that the bias voltage is variable.
- 19. A display device as claimed in claim 1, characterized in that the pixel comprises at least a luminescent element (25) in series with an adjusting transistor (26).

WO 02/09084 PCT/EP01/07572



2/3




FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

Application No PCT/EP 01/07572

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G09G3/36 G09G G09G3/32 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 7 G09G G02F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. χ US 5 777 591 A (KATOH KENICHI ET AL) 1-5,7,8,7 July 1998 (1998-07-07) 10-14 γ column 4, line 13 -column 5, line 5; figures 7A,11A column 9, line 30 -column 10, line 21 column 14, line 20 - line 56 X US 6 011 529 A (IKEDA NAOYASU) 1,2,12, 4 January 2000 (2000-01-04) 15, 16, 19 column 8, line 16 -column 9, line 25; figure 9 column 16, line 35 -column 17, line 20; figure 21 Υ EP 0 750 288 A (TOKYO SHIBAURA ELECTRIC 9 CO) 27 December 1996 (1996-12-27) column 9, line 17 - line 51; figure 1B Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the *A* document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-ments, such combination being obvious to a person skilled citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed in the art. *& document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 3 October 2001 15/10/2001 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Amian, D Fax: (+31-70) 340-3016

INTERNATIONAL SEARCH REPORT

ormation on patent family members

al Application No PCT/EP 01/07572

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5777591	Α	07-07-1998	JP	6317807 A	15-11-1994
US 6011529	A	04-01-2000	JP JP JP JP US US	2689916 B2 8054835 A 2689917 B2 8054836 A 5940053 A 5714968 A	10-12-1997 27-02-1996 10-12-1997 27-02-1996 17-08-1999 03-02-1998
EP 0750288	A	27–12–1996	JP EP KR US	9005789 A 0750288 A2 201429 B1 5844535 A	10-01-1997 27-12-1996 15-06-1999 01-12-1998