




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁶ : H01L 23/12, 23/58, H05K 7/00, G01R 31/26</p>	<p>A1</p>	<p>(11) International Publication Number: WO 97/24763 (43) International Publication Date: 10 July 1997 (10.07.97)</p>
<p>(21) International Application Number: PCT/US96/20670 (22) International Filing Date: 27 December 1996 (27.12.96) (30) Priority Data: 08/580,750 29 December 1995 (29.12.95) US (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventors; and (75) Inventors/Applicants (for US only): HYDE, John, W. [GB/US]; 4545 N.W. 147th, Portland, OR 97229 (US). SCHWARTZ, Abby, M. [US/US]; 2329 N.W. Pettygrove Street, Portland, OR 97210 (US). BROWN, David, A. [US/US]; 2814 Cherry Avenue, San Jose, CA 95125-4821 (US). (74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman, L.L.P., 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).</p>		<p>(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).</p> <p>Published With international search report. With amended claims.</p>

(54) Title: AN INTEGRATED CIRCUIT PACKAGE WITH INTERNALLY READABLE PERMANENT IDENTIFICATION OF DEVICE CHARACTERISTICS



(57) Abstract

An integrated circuit (IC) device package (101) that includes permanent identification (102) regarding the device characteristics, wherein the permanent identification (102) is at or below the surface of the package (101) and may indicate the operating frequency of an IC die within the package (101), as well as voltage requirement, etc.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

-1-

**AN INTEGRATED CIRCUIT PACKAGE WITH INTERNALLY
READABLE PERMANENT IDENTIFICATION OF DEVICE
CHARACTERISTICS**

This application is a continuation-in-part of serial number
5 08/536,353, entitled Integrated Circuit Package With Permanent
Identification of Device Characteristics and Method for Adding the
Same, filed September 29, 1995.

FIELD OF THE INVENTION

10 The present invention relates to the field of integrated circuit
(IC) devices; more particularly, this invention relates to IC packages
that have permanent identification of device characteristics contained
therein.

15 **BACKGROUND OF THE INVENTION**

Processors and other integrated circuits in systems function
according to an operating frequency. Many such systems include
multiple devices. These devices do not always have the same
operating frequency. For instance, some of today's computer systems
20 include a processor that operates at one frequency while devices and
the bus to which they are coupled operate at another frequency. In
these systems, the bus typically operates at some fraction of the core
speed of the processor. Thus, there is a bus/core speed ratio associated
with the system. When devices have different operating frequencies,
25 an interface is required to allow them to communicate with each
other.

With the advent of multiple processor bus/core speed ratios, it
has been desirable to be able to query the processor for the maximum
tested frequency in order to correctly set the bus ratio. If the ratio is set
30 incorrectly, the processor could either be running faster than it is
specified to operate or it may be operating at a non-optimal frequency.
Unfortunately, the maximum core frequency is one of the last items to
be tested in the manufacturing of integrated circuits and processors. In
other words, it is characteristic that is not known until post-test (i.e., a

-2-

post-test characteristic). Note that this assumes that all packages are built and wired substantially the same when the package is sealed. It would be desirable to be able to query the processor (or integrated circuit) for the maximum tested core frequency after the package has been sealed by changing package wiring to reflect test frequency.

5 One possible solution to allow a processor to be queried and indicated its maximum tested core frequency which would be stored in an EPROM cell on these processor devices itself. However, this is not desirable because it increases die size and impacts the yield.

10 Another possible solution is to test the microprocessor and then add the identifying wiring. This could be done by sealing packages post-test. However, this additional step adds capital equipment and test time, which increases the cost of the microprocessor, and leaves the delicate silicon chip exposed to damage and loss during testing.

15 In the fabrication of microprocessors, it is common to find that some of the microprocessors are able to operate at higher frequencies than others even though all are fabricated with the same process. Process variations effecting, for example, the thickness of oxides can cause some wafers runs to yield parts that operate at much higher frequencies than in other wafers runs. Some companies test the upper frequency performance of newly fabricated microprocessors and sort them into "frequency" bins. Consequently, some microprocessors when sold, are graded (and labeled) for higher frequencies than others. Generally, the higher the tested and guaranteed operating frequency, the higher the price of the micrprocessor. The microprocessor may not function properly at frequencies above its labeled frequency, especially under stressful ambient conditions or marginal power supply potentials.

25 The labeling of a microprocessor is done with a laser which cuts through the surface of the package to make a human-readable, permanent identification. This has proven more reliable than ink marking. Note that lasers have also been used to tune resistors in packages and to blow fuses on the silicon.

Companies have found that parts labeled with one frequency are sometimes relabeled after being sold by the manufacturer with higher frequencies, and then resold. These relabeled parts could end up in computer systems sold to operate at higher frequencies than the manufacturer intended. An innocent purchaser of such a computer could find that the computer operates well part of the time but fails at other times. The failures may be difficult to trace and if traced to the microprocessor, reflect badly on the manufacturer.

The present invention provides identification information corresponding to characteristics of integrated circuits, such as, for example, their core frequency, in their package. The identification is added to the package after testing (i.e., post-test). Furthermore, the identification information is permanent and, thus, prevents remarking. Since the identification is done at the same time and using the same equipment as human readable marking, no additional cost is added to the integrated circuit.

SUMMARY OF THE INVENTION

An integrated circuit device is described. The integrated circuit device includes a package and an indicator. The package encapsulates an integrated circuit die which has an on-chip driver and an input buffer. The indicator indicates a characteristic of the integrated circuit die that is based on the electrical continuity of the indicator from the on-chip driver to the input buffer.

25

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description given below and from the accompanying drawings of various embodiments of the invention, which, however, should not be taken to limit the invention to the specific embodiments, but are for explanation and understanding only.

30

Figure 1 is a perspective view of an integrated circuit package of the present invention.

-4-

Figure 2 illustrates a side section view of the package of the present invention and a detection point.

5 Figure 3 is a process of fabricating the integrated circuit of the present invention.

 Figure 4 is a perspective view of the integrated circuit package of the present invention illustrating two cut lines directed through
10 metal traces in the package.

 Figure 5 illustrates a side section view of an alternate embodiment of the present invention.

15 Figure 6 illustrates one embodiment of the present invention for use with packages having only one wiring plane.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

 An integrated circuit package is described. In the following
20 description, numerous details are set forth, such as specific numbers of pins, numbers of traces, types of integrated circuit characteristics, etc., in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without these specific details.
25 In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.

 The present invention provides integrated circuit (IC) packages with permanent indications of device characteristics. In one
30 embodiment, the permanent indications comprise metal traces on or near the surface of the package. Based on these traces, information corresponding to one or more characteristics of the integrated circuit(s) contained therein may be encoded into the package and used as a permanent reference for the information in the future. Using such an

indication structure, various characteristics of the IC may be set forth, such as operating frequency, operating voltage, cache memory availability, cache memory size, etc. Note that many of these characteristics are post-test characteristics. Serial numbers may also be encoded in this manner. These permanent identification are directly readable by the microprocessor during run-time operation. As is discussed below, the present invention may provide packages with permanent indications of device characteristics by modifying them "digitally" though a closed-loop implementation in the chip.

5
10
15
Figure 1 illustrates an integrated circuit package of the present invention. Referring to Figure 1, the top of the package 101 shown with metal traces 102 near or on the surface and pins 103 at the bottom. Metal traces are standard elements of package construction and are well-known in the art. In one embodiment, metal traces 102 run parallel to a side of package 101.

20
25
The material comprising package 101 may be any one of the commonly used materials, such as, but not limited to, ceramic, plastic, etc. Metal traces 102 may comprise any conductive material (e.g., copper, gold, etc.). In one embodiment, metal traces 102 comprises 8 traces. However, any number of traces that can fit on the surface may be used (e.g., 1, 2, 3, 4, 16, 32, etc.). In one embodiment, each of the metal traces 102 is separated from neighboring traces by approximately the width of a single trace. Note that the distance between the metal traces is a design choice, as is the location of the metal traces on (or below) the surface of the package.

In one embodiment, metal traces 102 are below the external surface of package 101, as opposed to being on the surface. Metal traces 102 may be below the top layer of ceramic in a ceramic package.

30
Figure 2 illustrates a section side view of package 101. Referring to Figure 2, package 101 is shown having multiple package layers. Note that some of the package layers have been omitted to avoid obscuring the present invention. Ground planes, such as ground plane 202, are sandwiched between package layers, such as signal layers

203 and 204. An optional package layer 200 may be used to cover traces below the surface of the package 101.

One end of each of the metal traces attached in a manner well-known in the art at or near the surface of the package are coupled to
5 the ground plane through the package. The other end of each of the traces is coupled through the package to a separate pin, such as pin 205, on the package that is used to detect the electrical state of the attached trace.

To detect the condition state of each trace, a weak current, such
10 as
0-25mA, is applied through a resistor 206 (e.g., 10K Ω) to the pin. If a metal trace is not cut, the electrical connection to ground is still intact and the short on the package causes the detected signal to be low. If metal trace is cut, the application of the current results in the detect
15 signal being set high.

Different encodings of the metal traces is based on their conductivity and is accomplished by cutting one or more of the metal traces. The process of cutting is described in further detail below. Two separate cut lines, 207 and 208, are shown.

20 One embodiment of the process of the present invention for adding the permanent identification to the package is shown in the flowchart of Figure 3. Referring to Figure 3, the process begins by identifying the characteristic to be encoded, post-test or otherwise (processing block 301). Then, a determination is made as to which of
25 the metal traces are to be cut (processing block 302).

Once determined, the designated metal traces are cut
(processing block 303). In one embodiment, the designated metal traces are cut during a laser etch. The laser marking machine which is used to write the permanent human-readable package marking may
30 also used to cut the metal traces. In alternate embodiments, a mechanical drill or cutter may be used. One or more cuts are made to each of the traces being cut. By including two cuts, no voltage gradient exists across the cut and the trace will not reconnect itself during use due to electromigration. Figure 4 illustrates the two cut lines.

-7-

Optionally, any microscopic holes created during the cutting process may be filled, or plugged (processing block 304). In one embodiment, the material used to fill the hole comprises epoxy. Filling the holes prevents electromigration as well as prevents unscrupulous individuals from easily reconnecting traces.

5 Because these permanent identifications are readable by a computer, using the present invention, the BIOS of a computer system is able to configure a flexible motherboard at boot time to accept any of the CPU/cache arrangements which plug into the same socket. The characteristics of the plugged-in component would be read and that information would be used to configure the system.

10 In an alternate embodiment, each metal trace is coupled to the integrated circuit inside the package. In one embodiment, each metal trace is coupled to a register in the IC device, as opposed to a pin. The register may then be read using software to obtain the necessary characteristic information.

15 In one such embodiment, an output driver on the IC chip in the package is coupled to or routed to the one or more conductive (e.g., metal) interconnect traces in the package. The other ends of the traces are coupled to one or more input buffers on the IC chip. Therefore, the traces are routed very near the surface of the package and do not connect to any external pins. Although the traces are under the surface, they are routed in a manner that allows each of the traces to be cut or divided after test, as described above. Such an embodiment is shown in Figure 5.

20 Referring to Figure 5, a side section package view of the integrated circuit of the present invention is shown with an on-chip driver (buffer) 501 coupled to a signal plane 502. Signal plane 502 is coupled to one end of a trace 503 (shown with a laser cutting two traces). Another end of trace 503 is coupled to signal plane 505. Signal plane 505 is separate from signal plane 502 by power plane 504. An on-chip input buffer 506 is coupled to signal plane 505 to receive input signals. Note that these elements may be directly connected together.

-8-

During a read configuration cycle, such as is executed by the Basic Input/Output System (BIOS), the integrated circuit powers on output driver 506 and latches each of the input buffers 506, one coupled to each trace, into a register on the chip (not shown). If the trace hasn't been cut, each input buffer 506 reads the state of the output buffer. If the trace has been cut, thereby representing an open circuit, the input buffer is pulled to the opposite of the output buffer.

By executing a configuration read cycle, the BIOS may dynamically configure a motherboard at boot time to accept any type of CPU/cache memory integrated circuit types that are capable of plugging into the same socket. This is advantageous over the prior art in which the motherboard is manually configured to enable receipt of different IC types.

Using the present invention, a software program can be run by the integrated circuit to detect when the CPU is being operated beyond the tested and guaranteed performance range.

In one embodiment, when the configuration characteristic is not being read, the output buffer 506 is disabled to reduce the standby current on the device caused by strapping a trace to either a power plane or a ground plane. Note that disabling an output driver is well-known to those skilled in the art.

Figure 6 illustrates one embodiment of the present invention for use with packages having only one wiring plane (e.g., a single lead frame), such as many tape carrier packages or molded plastic packages. Referring to Figure 6, the bond pad of an output driver 601 is adjacent to bond pads of input buffers 606. Note that, as discussed above, two separate cut lines may be used.

Whereas many alterations and modifications of the present invention will no doubt become apparent to a person of ordinary skill in the art after having read the foregoing description, it is to be understood that the particular embodiment shown and described by way of illustration is in no way intended to be considered limiting. For instance, to expand the number of bits that may be used to identify a characteristic, diodes (or their digital equivalents) may be

manufactured in the package itself during the package manufacturing process. This would allow for entire arrays of cut lines, which could be programmed. Such an arrangement would allow for denser use of bond pads and allow for increased numbers of bits to be made

5 available. Therefore, references to details of various embodiments are not intended to limit the scope of the claims which in themselves recite only those features regarded as essential to the invention.

10 Thus, a method and apparatus for providing characteristic identification has been described.

CLAIMS

We claim:

1. An integrated circuit device comprising:
a package encapsulating an integrated circuit die having an on-
5 chip driver and an input buffer; and
an indicator coupled through a portion of the package to the on-
chip driver and the input buffer to indicate a characteristic of said
integrated circuit die based on electrical continuity of the indicator
from the on-chip driver to the input buffer.
10
2. The device defined in Claim 1 further comprising a
register coupled to the input buffer, wherein the register latches and
stores the state of the output buffer when reading the characteristic.
- 15 3. The device defined in Claim 1 wherein said integrated
circuit reads the characteristic during a configuration cycle.
4. The device defined in Claim 1 wherein the characteristic
comprises a post-test characteristic.
20
5. The device defined in Claim 4 wherein the post-device
characteristic comprises an operating frequency of integrated circuit.
6. The device defined in Claim 4 wherein the post-test
25 characteristic comprises an operating voltage of said at least one
integrated circuit.

-11-

7. The device defined in Claim 4 wherein the post-test characteristic comprises an indication as to additional memory within the package.

5

8. The device defined in Claim 7 wherein the post-test characteristic indicates cache memory availability.

9. The device defined in Claim 8 wherein the post-test
10 characteristic indicates cache memory size.

10. The device defined in Claim 1 wherein said output driver is disabled after reading the state of the output driver.

15 11. The device defined in Claim 1 wherein said at least one indicator is disposed within the package below an exterior surface of the package.

12. The device defined in Claim 1 wherein said at least one
20 indicator comprises one or more metal traces.

13. A method of determining a characteristic of an integrated circuit:

25 adding permanent identification of the characteristic to the package by cutting metal traces beneath the surface of the package;

-12-

the device reading the characteristic through input buffers coupled to the metal traces by driving output buffers coupled to the metal traces.

- 5 14. The method defined in Claim 13 wherein the step of cutting the metal traces comprises laser marking the package by cutting the metal traces.
- 10 15. The method defined in Claim 13 further comprises the step of reading the permanent identification to determine the operating speed.
- 15 16. The method defined in Claim 15 configuring the computer system based on the characteristic obtained from reading the permanent identification.

AMENDED CLAIMS

[received by the International Bureau on 6 June 1997 (06.06.97);
original claims 1, 3, 5-6, 11-13 and 15-16 amended; new claims 17-20 added;
remaining claims unchanged (4 pages)]

- 1 1. An integrated circuit device comprising:
2 a package encapsulating an integrated circuit die having an on-
3 chip driver and an input buffer; and
4 at least one conductive indicator coupled through a portion of the
5 package to the on-chip driver and the input buffer to encode a
6 characteristic of said integrated circuit die based on electrical continuity
7 of said at least one indicator from the on-chip driver to the input buffer.

- 1 2. The device defined in Claim 1 further comprising a register
2 coupled to the input buffer, wherein the register latches and stores the
3 state of the output buffer when reading the characteristic.

- 1 3. The device defined in Claim 1 wherein said integrated
2 circuit die reads the characteristic during a configuration cycle.

- 1 4. The device defined in Claim 1 wherein the characteristic
2 comprises a post-test characteristic.

- 1 5. The device defined in Claim 4 wherein the post-test
2 characteristic comprises an operating frequency of the integrated circuit
3 die.

- 1 6. The device defined in Claim 4 wherein the post-test
2 characteristic comprises an operating voltage of said integrated circuit
3 die.

1 7. The device defined in Claim 4 wherein the post-test
2 characteristic comprises an indication as to additional memory within
3 the package.

1 8. The device defined in Claim 7 wherein the post-test
2 characteristic indicates cache memory availability.

1 9. The device defined in Claim 8 wherein the post-test
2 characteristic indicates cache memory size.

1 10. The device defined in Claim 1 wherein said output driver is
2 disabled after reading the state of the output driver.

1 11. The device defined in Claim 1 wherein said at least one
2 conductive indicator is disposed within the package below an exterior
3 surface of the package.

1 12. The device defined in Claim 1 wherein said at least one
2 conductive indicator comprises one or more metal traces.

1 13. A method of determining a characteristic of an integrated
2 circuit device having a package, said method comprising the steps of:
3 encoding the characteristic permanently into the package by
4 cutting metal traces disposed beneath the surface of the package;
5 the device reading the characteristic through input buffers
6 coupled to the metal traces by driving output buffers coupled to the
7 metal traces.

1 14. The method defined in Claim 13 wherein the step of cutting
2 the metal traces comprises laser marking the package by cutting the
3 metal traces.

1 15. The method defined in Claim 13 further comprises the step
2 of reading the characteristic to determine the operating speed.

1 16. The method defined in Claim 15 configuring the computer
2 system based on the characteristic.

1 17. An integrated circuit device comprising a package
2 comprising:
3 a package encapsulating an integrated circuit die having an on-
4 chip driver and an input buffer and first and second signal planes;
5 at least one conductive indicator, coupled through a portion of the
6 package to the on-chip driver via the first signal plane and the input
7 buffer via the second signal plane, to encode a characteristic of the
8 integrated circuit die based on electrical continuity of said at least one
9 conductive indicator from the on-chip driver to the input buffer.

1 18. The device defined in Claim 17 further comprising a
2 register coupled to the input buffer, wherein the register latches and
3 stores the state of the output buffer when reading the characteristic.

1 19. The device defined in Claim 17 wherein the characteristic
2 comprises a post-test characteristic.

- 1 20. The device defined in Claim 17 wherein said at least one
- 2 conductive indicator comprises one or more metal traces.




FIGURE 1

216




FIGURE 2

3 / 6




FIGURE 3

4/6




FIGURE 4

5/6




FIGURE 5

6/6




FIGURE 6

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/20670

A. CLASSIFICATION OF SUBJECT MATTER IPC(6) : H01L 23/12, 23/58; H05K 07/00; G01R 31/26 US CL : 257/48, 730, 773; 361/820; 324/765 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) U.S. : 257/48, 665, 730, 773, 778, 797; 361/820; 324/765 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,334,857 A (MENNITT ET AL) 02 August 1994 (02.08.94), figures 4 and 5, col. 2, lines 35-40.	1-16
Y	JP 63-291429 A (NEW JAPAN RADIO CO LTD) 29 November 1988 (29.11.88), see entire document, especially fig. 1.	1-21
A	JP 03-185744 A (SEIKO INSTR INC) 13 August 1991 (13.08.91), see entire document.	1 and 13
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search	Date of mailing of the international search report	
01 APRIL 1997	10 APR 1997	
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231	Authorized officer DAVID OSTROWSKI <i>[Signature]</i>	
Facsimile No. (703) 305-3230	Telephone No. (703) 308-0956	