(19) World Intellectual Property Organization International Burgan

International Bureau



(43) International Publication Date 26 April 2007 (26.04.2007)

(51) International Patent Classification: *H01L 21/00* (2006.01) *H01L 21/311* (2006.01)

(21) International Application Number:

PCT/US2006/012917

(22) International Filing Date: 7 April 2006 (07.04.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

60/725,186 11 October 2005 (11.10.2005) US 11/352,077 10 February 2006 (10.02.2006) US

(71) Applicant (for all designated States except US): INTER-MOLECULAR, INC. [US/US]; 2865 Zanker Road, San Jose, California 95134 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CHIANG, Tony, P. [US/US]; 2865 Zanker Road, San Jose, California 95134 (US). LAZOVSKY, David, E. [US/US]; 2865 Zanker

WO 2007/046852 A3 Road, San Jose, California 95134 (US). BOUSSIE,


(10) International Publication Number

Road, San Jose, California 95134 (US). **BOUSSIE, Thomas, R.** [US/US]; 2865 Zanker Road, San Jose, California 95134 (US). **MCWAID, Thomas, H.** [US/US]; 2865 Zanker Road, San Jose, California 95134 (US).

- (74) Agent: GENCARELLA, Michael, L.; Martine Penilla & Gencarella, LLP, 710 Lakeway Drive, Suite 200, Sunnyvale, CA 94085 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),

[Continued on next page]

(54) Title: DISCRETIZED PROCESSING AND PROCESS SEQUENCE INTEGRATION OF SUBSTRATE REGIONS



(57) Abstract: The present invention provides methods and systems for discretized, combinatorial processing of regions of a substrate such as for the discovery, implementation, optimization, and qualification of new materials, processes, and process sequence integration schemes used in integrated circuit fabrication. A substrate having an array of differentially processed regions thereon is processed by delivering materials to or modifying regions of the substrate.

WO 2007/046852 A3



European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(88) Date of publication of the international search report: 16 April 2009

Published:

— with international search report

INTERNATIONAL SEARCH REPORT

International application No. PCT/US 06/12917

A. CLASSIFICATION OF SUBJECT MATTER IPC(8) - H01L 21/00; H01L 21/311 (2007.01) USPC - 438/800; 438/460; 438/689			
According to International Patent Classification (IPC) or to both national classification and IPC			
B. FIELDS SEARCHED			
Minimum documentation searched (classification system followed by classification symbols) IPC(8): H01L 21/00; H01L 21/311 (2007.01) USPC: 438/800; 438/460; 438/689			
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched USPC: 438/800; 438/460; 438/689 - search terms below			
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PubWEST, Google Scholar, Google			
Search terms:			
C. DOCUMENTS CONSIDERED TO BE RELEVANT			
Category*	Citation of document, with indication, where ap	Relevant to claim No.	
Х	[0020], and [0039]-[0040].		1-4, 6-8 and 16-24
Y			5 and 9-15
Y	US 6,794,196 B2 (Fonash et al.) 21 September 2004 (21.09.2004), col 6, 51-55; col 7, ln 18- 20.		5 and 9-15
Y	US 6,306,584 B1 (Bamdad) 23 October 2001 (23.10.2001), col 22, ln 35-36 and ln 52-57.		13 and 14
Further documents are listed in the continuation of Box C.			
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention			
"E" earlier a filing da	rlier application or patent but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered to involve an inventive		ered to involve an inventive
cited to special	cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention considered to involve an inventive step when the		claimed invention cannot be step when the document is
"O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than "&		combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family	
the priority date claimed		Date of mailing of the international search report	
21 August 2007 (21.08.2007)		12 DEC 2007	
Name and mailing address of the ISA/US		Authorized officer:	
Mail Stop PCT, Attn: ISA/US, Commissioner for Patents P.O. Box 1450, Alexandria, Virginia 22313-1450		Lee W. Young PCT Helpdesk: 571-272-4300	
Facsimile No. 571-273-3201 PCT OSP: 571-272-7774			

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 06/12917

Continuation of Box No. III

Group 1: Claims 1-24, having independent claims 1, 18, 19, 22, and 24, are directed to a method comprising: receiving a substrate; and processing at least one region of the substrate differently from at least one other region of the substrate, the processing including modifying the at least one region, wherein modifying includes at least one of physical modifications, chemical modifications, electrical modifications, thermal modifications, magnetic modifications, photonic modifications, and photolytic modifications, wherein the processing forms at least one array of differentially processed regions on the substrate. The special technical feature being processing at least one region of the substrate differently from at least one other region of the substrate.

The method of receiving a substrate and processing at least one region of the substrate differently from at least one other region of the substrate is not a special technical feature because it fails to make a contribution over the prior art. It would have been obvious to one of skill in the art to process at least one region of a substrate differently then another region of a substrate, as doing so is inherent in the process of fabricating a semiconductor substrate. Further, [see US 20030186501 A1 to Rueger 02 October 2003 (02.10.2003)]. Rueger teaches processing a center region differently from an edge region (see claim 40). Also, [see US 2003/0073277 A1 to Cho et al. (hereinafter Cho) 17 April 2003 (17.04.2003) wherein Cho teaches differences in processing a memory region and a peripheral circuitry region on a substrate. The processing of the one region differently from one other region as expressed in independent claims 1, 18, 19, 22, and 24 do not comprise a special technical feature, shared among the 3 claim groups, that would otherwise provide a unifying contribution over the prior art.

Group 2: Claims 25-48, having independent claims 25, 47, and 48, are directed to a method of forming an array of differentially processed regions, the method comprising: providing a substrate; and processing at least a portion of at least two regions of the substrate, wherein at least a portion of at least one region is processed differently from at least a portion of at least one other region, the processing including at least one of cleaning, surface modification, etching, planarization, patterning, implantation, electromagnetic irradiation, microwave irradiation, radio frequency (RF) irradiation, infrared (IR) treatment, ultraviolet (UV) treatment, deep ultraviolet (DUV) treatment, extreme ultraviolet (EUV) treatment, electron beam treatment, and x-ray treatment. The special technical feature being the processing at least a portion of at least two regions of the substrate, wherein at least a portion of at least one region is processed differently from at least a portion of at least one other region. See the discussion of set forth above regarding claim group 1.

Group 3: Claims 49-60, having independent claims 49 and 55, are directed to a method comprising: providing a substrate comprising two or more discrete regions, each region comprising a dielectric portion and an electrically conductive portion; forming a masking layer on the dielectric portion of at least one region of the two or more regions; and forming a capping layer on the electrically conductive portion of at least one region of the two or more regions, wherein at least one of the capping layer and the masking layer of at least one region is different from at least one of the capping layer and the masking layer of at least one other region. The special technical feature being forming a masking layer on the dielectric portion of at least one region of the two or more regions; and forming a capping layer on the electrically conductive portion of at least one region of the two or more regions.

Claim groups 1-3, therefore, do not share a special technical feature that would otherwise provide a unifying contribution over the prior art. Therefore, unity, as required by PCT Rule 13.1, is lacking.