

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 May 2003 (08.05.2003)

PCT

(10) International Publication Number
WO 2003/038687 A3

(51) International Patent Classification⁷: G06F 17/50

(21) International Application Number:
PCT/EP2002/010750

(22) International Filing Date:
26 September 2002 (26.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
01610111.5 29 October 2001 (29.10.2001) EP
60/330,856 1 November 2001 (01.11.2001) US

(71) Applicant (for all designated States except US): TELEFONAKTIEBOLAGET LM ERICSSON (publ)
[SE/SE]; S-164 83 Stockholm (SE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): LINDKVIST, Hans
[SE/SE]; Iliongränden 5, S-224 72 Lund (SE).

(74) Agent: ZACCO DENMARK A/S; Hans Bekkevolds Allé
7, DK-2900 Hellerup (DK).

(81) Designated States (national): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: OPTIMIZATION OF THE DESIGN OF A SYNCHRONOUS DIGITAL CIRCUIT



(57) Abstract: The design of a synchronous digital circuit (1) can be modified. The circuit comprises a number of clocked storage devices (2, 3, 4, 5, ...) and a number of combinational logic elements defining combinational paths (6, 7, 8, 9, ...) between at least some of said clocked storage devices. Each combinational path from an output of one clocked storage device to an input of another has a minimum delay value (D_{min}) and a maximum delay value (D_{max}). The actual delay of the path assumes a value between the minimum and maximum delay values. The method comprises the steps of identifying the path (6; 7; 8; 9) having the greatest difference between the maximum delay value (D_{max}) and the minimum delay value (D_{min}), and reducing said difference by increasing the minimum delay value for the path having the greatest difference. With the method a higher clock frequency for the circuit can be achieved.

WO 2003/038687 A3



(88) Date of publication of the international search report:
6 May 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 02/10750

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F17/50

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2001/007144 A1 (TERAZAWA TOSHIHIRO) 5 July 2001 (2001-07-05) the whole document ---	1-11
A	US 5 764 528 A (NAKAMURA ATSUSHI) 9 June 1998 (1998-06-09) column 1, line 13 -column 3, line 63; figures 12-16 ---	1-11
A	US 5 983 007 A (AGRAWAL VISHWANI DEO) 9 November 1999 (1999-11-09) column 5, line 29 - line 64; figure 4 ---	1-11
A	US 2001/010092 A1 (KATO AKITOSHI) 26 July 2001 (2001-07-26) abstract --- -/--	1,5,6,10

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

15 March 2004

Date of mailing of the international search report

24/03/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Jepsen, J

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP 02/10750

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 00 75815 A (ERICSSON TELEFON AB L M) 14 December 2000 (2000-12-14) the whole document	1-11
A	SOYATA T ET AL: "Synchronous performance and reliability improvement in pipelined ASICs" ASIC CONFERENCE AND EXHIBIT, 1994. PROCEEDINGS., SEVENTH ANNUAL IEEE INTERNATIONAL ROCHESTER, NY, USA 19-23 SEPT. 1994, NEW YORK, NY, USA, IEEE, 19 September 1994 (1994-09-19), pages 383-390, XP010140451 ISBN: 0-7803-2020-4 the whole document	1-11
A	SATHYAMURTHY H ET AL: "SPEEDING UP PIPELINED CIRCUITS THROUGH A COMBINATION OF GATE SIZING AND CLOCK SKEW OPTIMIZATION" IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, IEEE INC. NEW YORK, US, vol. 17, no. 2, February 1998 (1998-02), pages 173-181, XP000802814 ISSN: 0278-0070 cited in the application	
A	SOYATA T ET AL: "Integration of clock skew and register delays into a retiming algorithm" PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. (ISCS). CHICAGO, MAY 3 - 6, 1993, NEW YORK, IEEE, US, vol. 2, 3 May 1993 (1993-05-03), pages 1483-1486, XP010115529 ISBN: 0-7803-1281-3 cited in the application	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 02/10750

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2001007144	A1	05-07-2001 JP 2001188819 A	10-07-2001
US 5764528	A	09-06-1998 JP 2677256 B2 JP 9008143 A	17-11-1997 10-01-1997
US 5983007	A	09-11-1999 NONE	
US 2001010092	A1	26-07-2001 JP 3317948 B2 JP 2001203273 A DE 10102141 A1	26-08-2002 27-07-2001 25-10-2001
WO 0075815	A	14-12-2000 SE 516166 C2 AU 5436200 A WO 0075815 A1 SE 9902079 A	26-11-2001 28-12-2000 14-12-2000 05-12-2000