

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
15 February 2007 (15.02.2007)

PCT

(10) International Publication Number
WO 2007/019147 A2

(51) International Patent Classification:

H03M 1/66 (2006.01)

(21) International Application Number:

PCT/US2006/029970

(22) International Filing Date: 31 July 2006 (31.07.2006)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/705,861

4 August 2005 (04.08.2005) US

(71) Applicant (for all designated States except US): **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA** [US/US]; 1111 Franklin Street, 12th Floor, Oakland, CA 94607 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CHANG, Mau-Chung Frank** [US/US]; 10112 Hollow Glen Cir., Los Angeles, CA 90077 (US). **HUANG, Daquan** [CN/US]; 501 Pacific Street, Apt. #206, Santa Monica, CA 90405 (US).

(74) Agents: **POPA, Robert** et al.; Ladas & Parry LLP, 5670 Wilshire Boulevard, Suite 2100, Los Angeles, CA 90036 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: RESONANT TYPES OF COMMON-SOURCE/COMMON-EMITTER STRUCTURE FOR HIGH GAIN AMPLIFICATION



(57) Abstract: Radio frequency/millimeter wave integrated circuits (RF/MMICs) that employ a resonance mechanism between an input stage and a transistor are disclosed. The circuits contain an input stage, a transistor; and a transformer connected between either a gate or a base of the transistor and a voltage supply of the input stage. The methods disclosed maximize either a collector current or a drain current of a transistor by placing a transformer between the transistor and a voltage source.

1 RESONANT TYPES OF COMMON-SOURCE/COMMON-EMITTER
2 STRUCTURE FOR HIGH GAIN AMPLIFICATION
3

4 CROSS REFERENCE TO RELATED APPLICATION

5 [0001] This application claims the benefit of U.S. provisional patent application
6 serial number 60/705,861, filed August 4, 2005 for a "Resonant Types of
7 Common-Source/ Common-Emitter Structure for High Gain Amplification " by
8 Daquan Huang and Mau-Chung F. Chang, the disclosure of which is
9 incorporated herein by reference in its entirety.

10

11 STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
12 DEVELOPMENT

13 [0002] The present invention was made with support from the United States
14 Government under Grant number N66001-04-1-8934 awarded by the U.S. Navy.
15 The United States Government has certain rights in the invention.

16

17 FIELD

18 [0003] The present invention relates to amplification circuits. More particularly,
19 the present invention relates to radio frequency/ millimeter wave integrated
20 circuits (RF/MMICs) that employ a resonance mechanism between an input
21 stage and a transistor.

22

23 BACKGROUND

24 [0004] Higher gain has always been desirable in amplification circuits, especially
25 in radio frequency/ millimeter wave integrated circuits (RF/MMICs).

26

27 [0005] In conventional radio frequency and millimeter wave circuit input stage
28 designs, inductors are used such that they cancel the parasitic capacitances and
29 match the input impedance to that of the signal source, aiming either to
30 maximize the available power gain or to minimize the noise figure. However, in
31 many analog and mixed-signal circuit designs, voltage gain is the only concern.
32 Therefore, impedance matching is not the optimal design strategy.

33

1 [0006] To overcome this deficiency, the present disclosure presents a new design
2 that employs a resonance mechanism to maximize a voltage gain.
3

4 SUMMARY

5 [0007] According to the present disclosure, amplification circuits are disclosed.
6

7 [0008] According to a first embodiment disclosed herein, a circuit is disclosed,
8 comprising: an input stage; a transistor; and a transformer connected between a
9 gate of the transistor and a voltage supply of the input stage.
10

11 [0009] According to a second embodiment disclosed herein, a circuit is disclosed,
12 comprising: an input stage; a transistor; and a transformer disposed between a
13 base of the transistor and a voltage supply of the input stage.
14

15 [0010] According to a third embodiment disclosed herein, a method for
16 maximizing a drain current of a transistor is disclosed, comprising: selecting a
17 transistor; selecting a transformer; and connecting the transformer between a
18 gate of the transistor and a voltage source.
19

20 [0011] According to a fourth embodiment disclosed herein, a method for
21 maximizing a collector current of a transistor is disclosed, comprising: selecting a
22 transistor; selecting a transformer; connecting the transformer between a base of
23 the transistor and a voltage source.
24

25 BRIEF DESCRIPTION OF THE FIGURES

26 [0012] Figure 1 depicts a series resonant common-source circuit as known in the
27 Prior Art;
28

29 [0013] Fig. 2 depicts a parallel resonant common-source circuit as known in the
30 Prior Art;
31

32 [0014] Fig. 3 depicts an electrically equivalent circuit of Fig. 1;
33

1 [0015] Fig. 4 depicts an electrically equivalent circuit of Fig. 2;
2
3 [0016] Fig. 5 depicts an embodiment of a series resonant common-source circuit
4 according to the present disclosure;
5
6 [0017] Fig. 6 depicts an embodiment of a parallel resonant common-source circuit
7 according to the present disclosure;
8
9 [0018] Figs. 7a-c depict other embodiments of a series resonant common-source
10 circuit according to the present disclosure;
11
12 [0019] Figs. 8a-c depict other embodiments of a parallel resonant common-source
13 circuit according to the present disclosure;
14
15 [0020] Fig. 9 depicts an embodiment of a parallel resonant common-emitter
16 circuit according to the present disclosure;
17
18 [0021] Fig. 10 depicts an embodiment of a series resonant common-emitter circuit
19 according to the present disclosure;
20
21 [0022] Figs. 11a-c depicts other embodiments of a parallel resonant common-
22 emitter circuit according to the present disclosure; and
23
24 [0023] Figs. 12a-c depicts other embodiments of a series resonant common-
25 emitter circuit according to the present disclosure.
26
27 [0024] In the following description, like reference numbers are used to identify
28 like elements. Furthermore, the drawings are intended to illustrate major
29 features of exemplary embodiments in a diagrammatic manner. The drawings
30 are not intended to depict every feature of every implementation nor relative
31 dimensions of the depicted elements, and are not drawn to scale.
32

1 DETAILED DESCRIPTION

2 [0025] According to prior art shown in Figs. 1 and 2, MOS transistors 10 in
 3 common-source circuits 20 and 30 convert the input voltage V_{gs} into the drain
 4 current I_D , wherein I_D for NMOS transistor is $I_D = \frac{\mu_n C_{ox} W}{2L} (V_{gs} - V_{th})^2$; I_D for PMOS
 5 transistor is $I_D = \frac{\mu_p C_{ox} W}{2L} (V_{gs} - V_{th})^2$; μ_n is the mobility of electrons; μ_p is the mobility
 6 of holes; C_{ox} is the gate oxide capacitance per unit area; W and L are the width
 7 and length of the gate; V_{th} is the threshold voltage; ω_o is resonant angular
 8 frequency determined by $\omega_o = \frac{1}{\sqrt{LC}}$; I_s is the inverse saturation current; and V_T is
 9 the threshold voltage. As known in the art, increasing V_{gs} increases the output
 10 current I_D that determines the output voltage by $V_{out} = I_D Z_o$, where Z_o is the
 11 output impedance of the circuit. Therefore, maximizing V_{gs} maximizes the
 12 voltage gain.

13
 14 [0026] The series resonant input circuit 40 and the parallel resonant input circuit
 15 50 shown in Figs. 3 and 4 are electrically equivalent to common-source circuits 20
 16 and 30, respectively. As can be seen in Figs. 3 and 4, capacitors 60 represent the
 17 transistor gate capacitance of the transistors 10 in common-source circuits 20 and
 18 30.

19
 20 [0027] In the series resonant input circuit 40, driven by voltage source V_s , as
 21 shown in Fig. 3, the voltage (V_L or V_C) on the reactance elements (the inductor 55
 22 and the capacitor 60) is Q times higher than the input voltage V_{in} , where Q is the
 23 quality factor (Q-factor) defined by $Q = \omega_o L / r = 1 / r \omega_o C$; $\omega_o = \sqrt{\frac{1}{LC}}$; $V_L = jQV_{in}$;

24 $V_C = -jQV_{in}$ and variables L, C and r are the series inductance of the inductor 55,
 25 capacitance of the capacitor 60 and the parasitic resistance 65 respectively.
 26 Therefore, the input voltage V_{in} is amplified by Q times when it is applied to the
 27 series resonant input circuit 40. However, the input voltage V_{in} may further be
 28 amplified by providing a smaller signal source impedance in the series resonant
 29 input circuit 40 as discussed below.

30

1 [0028] In the parallel resonant input circuit 50, driven by a current source I_s as
 2 shown in Fig. 4, the current (I_L or I_C) of the reactance elements (the inductor 55
 3 and the capacitor 60) is Q times larger than the input current I_{in} , where
 4 $Q = R/\omega_0 L = R\omega_0 C$; $\omega_0 = \sqrt{\frac{1}{LC}}$; $I_L = -jQV_{in}$; $I_C = jQV_{in}$ and variables L , C and R are the
 5 parallel inductance of the inductor 55, capacitance of the capacitor 60 and the
 6 parasitic resistance 65. Therefore, I_L is Q times larger than the input current I_{in} .

7
 8 [0029] In one exemplary embodiment, the present disclosure amplifies the input
 9 voltage V_{in} of the common-source circuit 20 by employing a resonance
 10 mechanism like a transformer 70, for example, to reduce the signal source
 11 impedance Z_s by $1/N^2$ in the common-source circuit 20, as shown in Fig. 5. By
 12 reducing the signal source impedance Z_s using the transformer 70, a higher Q -
 13 factor, $Q = \omega_0 L / \text{real}(Z_s / N^2) = 1 / \text{real}(Z_s / N^2) \omega_0 C$, is obtained.

14
 15 [0030] In another exemplary embodiment, the present disclosure amplifies the
 16 transistor 10's input voltage V_{gs} of the common-source circuit 30 by employing a
 17 resonance mechanism like a transformer 80, for example, with the primary to
 18 secondary coil turn ratio $N_1:N_2 > 1$ in the common-source circuit 30, as shown in
 19 Fig. 6.

20
 21 [0031] In another exemplary embodiment, a variable capacitor device 90 like, for
 22 example, a varactor, disposed between the transformer 70 and the transistor 10
 23 may be used to adjust the resonant frequency of the common-source circuit 20, as
 24 shown in Fig. 7a. The resonant frequency may be determined by $f_o = \frac{1}{2\pi} \frac{1}{\sqrt{LC}}$,
 25 where C includes capacitance of variable capacitor device 90 and
 26 inductor/transformer parasitic capacitance.

27
 28 [0032] Similarly, a variable capacitor device 91 like, for example, a varactor,
 29 disposed between the transformer 70 and V_{in} may be used to adjust the resonant
 30 frequency of the common-source circuit 20, as shown in Fig. 7b.

31

1 [0033] Also, variable capacitor device 92, disposed between the transformer 70
 2 and V_{in} together with a variable capacitor devices 93, disposed between the
 3 transformer 70 and the transistor 10 may also be used to adjust the resonant
 4 frequency of the common-source circuit 20, as shown in Fig. 7c.

5
 6 [0034] In another exemplary embodiment, a variable capacitor device 95 like, for
 7 example, a varactor, disposed between the transformer 80 and the input voltage
 8 V_{in} may be used to adjust the resonant frequency of the common -source circuit
 9 30, as shown in Fig. 8a.

10

11 [0035] Similarly, a variable capacitor device 96 like, for example, a varactor,
 12 disposed between the transformer 80 and the transistor 10 may be used to adjust
 13 the resonant frequency of the common -source circuit 30, as shown in Fig. 8b.

14

15 [0036] Also, variable capacitor device 97, disposed between the transformer 80
 16 and V_{in} together with a variable capacitor devices 98, disposed between the
 17 transformer 80 and the transistor 10 may also be used to adjust the resonant
 18 frequency of the common-source circuit 30, as shown in Fig. 8c.

19

20 [0037] In another exemplary embodiment, teachings of the present disclosure
 21 may be applied to common-emitter circuit 140 using bipolar technology as
 22 shown in Figs. 9 and 10.

23

24 [0038] A bipolar transistor 110 in the common-emitter circuit 140 converts the
 25 input voltage V_{be} into the collector current I_C wherein $I_C = I_s \exp\left(\frac{V_{BE}}{V_T}\right)$. As

26 known in the art, increasing V_{be} increases the output current I_C that in turn yields
 27 higher voltage gain. Therefore, employing a resonance mechanism like a
 28 transformer 100, for example, with the primary to secondary coil turn ratio
 29 $N_1:N_2 > 1$ in the common-emitter circuit 140, as shown in Fig. 9 amplifies the
 30 transistor 110's input voltage V_{be} of the common-emitter circuit 140.

31

1 [0039] Similarly, employing a resonance mechanism like a transformer 165, for
2 example, in the common-emitter circuit 160, as shown in Fig. 10 also amplifies
3 the transistor 110's input voltage V_{be} of the common-emitter circuit 160.

4
5 [0040] In another exemplary embodiment, a variable capacitor device 101 like, for
6 example, a varactor, disposed between the transformer 100 and the input voltage
7 V_{in} may be used to adjust the resonant frequency of the common-emitter circuit
8 140, as shown in Fig. 10a.

9
10 [0041] Similarly, a variable capacitor device 102 like, for example, a varactor,
11 disposed between the transformer 100 and the transistor 110 may be used to
12 adjust the resonant frequency of the common-emitter circuit 140, as shown in
13 Fig. 10b.

14
15 [0042] Also, variable capacitor device 103, disposed between the transformer 100
16 and V_{in} together with a variable capacitor devices 104, disposed between the
17 transformer 100 and the transistor 110 may also be used to adjust the resonant
18 frequency of the common-emitter circuit 140, as shown in Fig. 10c.

19
20 [0043] In another exemplary embodiment, a variable capacitor device 180 like, for
21 example, a varactor, disposed between the transformer 165 and the transistor 110
22 may be used to adjust the resonant frequency of the common-emitter circuit 160,
23 as shown in Fig. 11a.

24
25 [0044] Similarly, a variable capacitor device 181 like, for example, a varactor,
26 disposed between the transformer 165 and V_{in} may be used to adjust the resonant
27 frequency of the common-emitter circuit 160, as shown in Fig. 11b.

28
29 [0045] Also, variable capacitor device 182, disposed between the transformer 165
30 and V_{in} together with a variable capacitor devices 183, disposed between the
31 transformer 165 and the transistor 110 may also be used to adjust the resonant
32 frequency of the common-emitter circuit 160, as shown in Fig. 11c.

33

1 [0046] The foregoing detailed description of exemplary and preferred
2 embodiments is presented for purposes of illustration and disclosure in
3 accordance with the requirements of the law. It is not intended to be exhaustive
4 nor to limit the invention to the precise form(s) described, but only to enable
5 others skilled in the art to understand how the invention may be suited for a
6 particular use or implementation. The possibility of modifications and variations
7 will be apparent to practitioners skilled in the art. No limitation is intended by
8 the description of exemplary embodiments which may have included tolerances,
9 feature dimensions, specific operating conditions, engineering specifications, or
10 the like, and which may vary between implementations or with changes to the
11 state of the art, and no limitation should be implied therefrom. Applicant has
12 made this disclosure with respect to the current state of the art, but also
13 contemplates advancements and that adaptations in the future may take into
14 consideration of those advancements, namely in accordance with the then
15 current state of the art. It is intended that the scope of the invention be defined
16 by the Claims as written and equivalents as applicable. Reference to a claim
17 element in the singular is not intended to mean "one and only one" unless
18 explicitly so stated. Moreover, no element, component, nor method or process
19 step in this disclosure is intended to be dedicated to the public regardless of
20 whether the element, component, or step is explicitly recited in the claims. No
21 claim element herein is to be construed under the provisions of 35 U.S.C. Sec.
22 112, sixth paragraph, unless the element is expressly recited using the phrase
23 "means for. . ." and no method or process step herein is to be construed under
24 those provisions unless the step, or steps, are expressly recited using the phrase
25 "step(s) for. . ."

26
27
28
29

1 What is claimed is:

2

3 1. A circuit comprising:

4 an input stage;

5 a transistor; and

6 a transformer connected between a gate of the transistor and a voltage
7 supply of the input stage.

8

9 2. The circuit of Claim 1, wherein the transistor is a MOS transistor.

10

11 3. The circuit of Claim 1, the input stage is a series resonant circuit.

12

13 4. The circuit of Claim 1, the input stage is a parallel resonant circuit.

14

15 5. The circuit of Claim 4, wherein the transformer has a primary to secondary coil
16 turn ratio $N_1:N_2 > 1$.

17

18 6. The circuit of Claim 1, further comprising a variable capacitance device
19 connected to the circuit for controlling an operating frequency of the circuit.

20

21 7. The circuit of Claim 6, wherein the variable capacitance device is a varactor.

22

23 8. A circuit comprising:

24 an input stage;

25 a transistor; and

26 a transformer disposed between a base of the transistor and a voltage
27 supply of the input stage.

28

29 9. The circuit of Claim 8, wherein the transistor is a MOS transistor.

30

31 10. The circuit of Claim 8, wherein the transistor is a bipolar transistor.

32

33 11. The circuit of Claim 8, the input stage is a series resonant circuit.

- 1
2 12. The circuit of Claim 8, the input stage is a parallel resonant circuit.
3
4 13. The circuit of Claim 12, wherein the transformer has a primary to secondary
5 coil turn ratio $N_1:N_2 > 1$.
6
7 14. The circuit of Claim 8, further comprising a variable capacitance device
8 connected to the circuit for controlling an operating frequency of the common-
9 emitter structure.
10
11 15. The circuit of Claim 14, wherein the variable capacitance device is a varactor.
12
13 16. A method for maximizing a drain current of a transistor comprising:
14 selecting a transistor;
15 selecting a transformer; and
16 connecting the transformer between a gate of the transistor and a voltage
17 source.
18
19 17. The method of Claim 16, wherein the transistor is a MOS transistor.
20
21 18. The method of Claim 16, further comprising adjusting an operating frequency
22 of a transistor with a variable capacitance device.
23
24 19. The method of Claim 18, wherein the variable capacitance device is a
25 varactor.
26
27 20. A method for maximizing a collector current of a transistor comprising:
28 selecting a transistor;
29 selecting a transformer;
30 connecting the transformer between a base of the transistor and a voltage
31 source.
32
33 21. The method of Claim 20, wherein the transistor is a bipolar transistor.

1

2 22. The method of Claim 20, wherein the transformer has a primary to secondary
3 coil turn ratio $N_1:N_2 > 1$.

4

5 23. The method of Claim 20, further comprising adjusting an operating frequency
6 of the transistor with a variable capacitance device.

7

8 24. The method of Claim 23, wherein the variable capacitance device is a
9 varactor.

10

11

12

13




Fig. 1 Prior art




Fig. 2 Prior art




Fig. 3 Prior art




Fig. 4 Prior art




Fig. 5




Fig. 6




Fig. 7a




Fig. 7b




Fig. 7c




Fig. 8a




Fig. 8b




Fig. 8c




Fig. 9




Fig. 10




Fig. 11a




Fig. 11b




Fig. 11c




Fig. 12a




Fig. 12b




Fig. 12c