A semiconductor memory device and method of performing a stress test on the semiconductor memory device are provided. In an example, the semiconductor memory device includes a multiplexer arrangement configured to switch a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal during a stress mode, and further includes one or more word lines of the semiconductor memory device receiving a stress voltage during the stress mode, a duration of the stress mode based upon the external signal. In another example, the semiconductor memory device includes one or more word lines configured to receive a stress voltage during a stress mode, and a precharge circuit configured to provide a precharge voltage to a bit line of the semiconductor memory device during the stress mode.
SEMICONDUCTOR MEMORY DEVICE AND METHODS OF PERFORMING A STRESS TEST ON THE SEMICONDUCTOR MEMORY DEVICE

Field of Disclosure

[0001] The invention relates to a semiconductor memory device and methods of performing a stress test on the semiconductor memory device.

Background

[0002] During the fabrication of semiconductor memory devices, each semiconductor memory device is typically tested to ensure reliability and proper functionality. Latent defects in a given semiconductor memory device may not be detected under "normal" operation conditions. Normal operating conditions may include write, read and/or erase operations executed with voltages set within a normal operating range.

[0003] In order to screen a higher number of semiconductor memory devices, the memory test may further include a "stress test". A conventional stress test typically includes testing a given semiconductor memory device under more extreme conditions than the "normal" conditions. For example, a stress test can include a higher voltage applied to specific elements (e.g., word lines) of the semiconductor memory device, a higher or colder ambient or operating temperature, etc. As will be appreciated by one of ordinary skill in the art, stress testing further reduces the number of semiconductor memory devices that pass the testing phase, and potentially enter the market, which may improve product reliability.

[0004] Typically, latent defects within semiconductor memory devices, such as static random access memory (SRAM), are more likely to occur within memory bit cells of the semiconductor memory device. For example, one or more memory bit cells may fail due to deterioration of a gate oxidation film, a defective leakage current of an impurity diffusion region or weak via/contacts in a bit cell pull-down path, etc.

[0005] FIG. 1 illustrates a bit cell 105 and a pre-charge circuit 110 of a conventional semiconductor circuit 100. Referring to FIG. 1, the bit cell 105 includes transistors pd1, pd2, pul, pu2, pgl, and pg2. The functionality of the bit cell 105 is well-known in the art, and will not be described further for the sake of brevity. For example, for a further description of a bit cell similar to the bit cell 105 of FIG. 1, see U.S. Patent No. 5,424,988, entitled "Stress test for memory arrays in integrated circuits", filed on
September 30, 1992 by McClure et al, and hereby incorporated by reference in its entirety.

The pre-charge circuit 110 includes three transistors, and is configured to apply a bit-line precharge voltage to each of bit lines BIT and BITB. The pre-charge circuit 110 is typically activated prior to an access of the bit cell 105 (e.g., a read access, a write access, an erase operation, etc.) during normal operation of the semiconductor circuit 100.

Conventionally, upon initiation of a stress test, one or more word lines are selected and remain activated for the duration of the stress test. Also during the stress test, one bit line BIT in the memory array is set to a higher voltage, or stress voltage. The stress voltage is then applied through the bit line BIT to gates and reverse biased pn junctions between the diffusion and substrate for the selected word lines for the duration of the test. Therefore, referring to FIG. 1, gate pgl, pg2, pd2, pu2, and junction n1 are stressed. However, the pre-charge circuit 110 is not typically activated during a stress test, and the applied stress voltage does not affect, for example, vias connected to the bit line pull down path. Thus, the bit line BITB is set to a floating voltage or low voltage level during the stress test. After a given amount of time, the stress voltage "switches" from the bit line BIT to the bit line BITB. After the switch, the bit line BIT carries a low voltage, and the bit line BITB carries the stress voltage. Thus, the bit lines BIT and BITB do not typically carry the stress voltage at the same time during the stress test.

Accordingly, only the transistor and junctions are tested, such that conventional stress test does not necessarily test or stress vias connected to the bit line (e.g., which may be relatively weak and defect-prone), and defects present therein may not be detected during the testing phase of the semiconductor circuit 100.

SUMMARY

An embodiment of the invention is directed to a method of performing a stress test on a semiconductor memory device, including transitioning the semiconductor memory device from normal mode to a stress mode, switching a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal and applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode, a duration of the stress mode based upon the external signal.
Another embodiment of the invention is directed to a method of performing a stress test on a semiconductor memory device, including transitioning the semiconductor memory device from normal mode to a stress mode, applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode and enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.

Another embodiment of the invention is directed to a semiconductor memory device, including a multiplexer arrangement configured to switch a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal during a stress mode and one or more word lines of the semiconductor memory device receiving a stress voltage during the stress mode, a duration of the stress mode based upon the external signal.

Another embodiment of the invention is directed to a semiconductor memory device, including one or more word lines of the semiconductor memory device configured to receive a stress voltage during a stress mode and a precharge circuit configured to provide a precharge voltage to a bit line of the semiconductor memory device during the stress mode.

Another embodiment can include an apparatus for performing a stress test on a semiconductor memory device, comprising: means for transitioning the semiconductor memory device from normal mode to a stress mode; means for switching a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal; and means for applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode, wherein a duration of the stress mode is based upon the external signal.

Another embodiment can include an apparatus for performing a stress test on a semiconductor memory device, comprising: means for transitioning the semiconductor memory device from normal mode to a stress mode; means for applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode; and means for enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of embodiments of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better...
understood by reference to the following detailed description when considered in connection with the accompanying drawings which are presented solely for illustration and not limitation of the invention, and in which:

FIG. 1 illustrates a bit cell and a pre-charge circuit of a conventional semiconductor circuit.

FIG. 2 illustrates first and second clock generators of a conventional semiconductor circuit.

FIG. 3 illustrates a conventional semiconductor memory device.

FIG. 4 illustrates a semiconductor circuit.

FIGS. 5 and 6 illustrate an operation of the semiconductor circuit.

FIG. 7 illustrates first and second clock generators and an inverter.

FIG. 8 illustrates a memory array and memory timing control circuit.

FIG. 9 illustrates timing of signals during a stress test.

FIG. 10 illustrates a stress test process performed on the semiconductor circuit.

DETAILED DESCRIPTION

Aspects of the invention are disclosed in the following description and related drawings directed to specific embodiments of the invention. Alternate embodiments may be devised without departing from the scope of the invention. Additionally, well-known elements of the invention will not be described in detail or will be omitted so as not to obscure the relevant details of the invention.

The word "exemplary" is used herein to mean "serving as an example, instance, or illustration." Any embodiment described herein as "exemplary" is not necessarily to be construed as preferred or advantageous over other embodiments. Likewise, the term "embodiments of the invention" does not require that all embodiments of the invention include the discussed feature, advantage or mode of operation.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of embodiments of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises", "comprising," "includes" and/or "including", when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or
more other features, integers, steps, operations, elements, components, and/or groups thereof.

[0028] Further, many embodiments are described in terms of sequences of actions to be performed by, for example, elements of a computing device. It will be recognized that various actions described herein can be performed by specific circuits (e.g., application specific integrated circuits (ASICs)), by program instructions being executed by one or more processors, or by a combination of both. Additionally, these sequence of actions described herein can be considered to be embodied entirely within any form of computer readable storage medium having stored therein a corresponding set of computer instructions that upon execution would cause an associated processor to perform the functionality described herein. Thus, the various aspects of the invention may be embodied in a number of different forms, all of which have been contemplated to be within the scope of the claimed subject matter. In addition, for each of the embodiments described herein, the corresponding form of any such embodiments may be described herein as, for example, "logic configured to" perform the described action.

[0029] In order to better understand the present invention, a conventional manner of controlling the pre-charge circuit 110 of FIG. 1 will be described with respect to FIGS. 2 and 3, followed by a description of embodiments of the present invention.

[0030] FIG. 2 illustrates first and second clock generators 200 and 205 of a conventional semiconductor circuit. The first and second clock generators 200 and 205 provide clock or timing signals (PRECHG, SEN, RCLK, ACLK, WCLK, DCLK) based on input signals (RESET, CLK, WE N, CS ) to a semiconductor memory device 300 as illustrated in FIG. 3. The semiconductor memory device 300 includes a latch circuit 305, a column and row decoder 310, a memory array 315, a bit line pre-charge circuit 320 (e.g., the pre-charge circuit 110 in FIG. 1), a sense amplifier circuit 325, a data input buffer circuit 330 and a data latch circuit 335. The respective clock signals are routed to elements of the semiconductor memory device 300. In particular, ACLK is routed to the latch circuit 305, RLK is routed to the column and row decoder 310, PRECHG is routed to the bit line pre-charge circuit 320, SEN is routed to the sense amplifier circuit 325, WCLK is routed to the data input buffer circuit 330 and DCLK is routed to the data latch circuit 335. The functionality of each circuit within the semiconductor memory device 300 based on their associated clock signals is well-known in the art, and will not be described further for the sake of brevity.
The timing signal PRECHG corresponds to the input signal PRE of the pre-charge circuit 110 of FIG. 1, and controls whether the pre-charge circuit 110, which may be included within the bit line pre-charge circuit 320, is "turned on" or "turned off. Conventionall, the timing signal PRECHG is based on the external clock signal CLK, and will transition to a lower level during the stress test, thereby turning off the pre-charge circuit 110 such that vias or contact points (shown in FIG. 1), which may be prone to defects, are not tested or stressed during the stress test.

FIG. 4 illustrates a semiconductor circuit 400 according to an embodiment of the present invention. As shown in FIG. 4, the semiconductor circuit 400 includes the semiconductor circuit 100 of FIG. 1 and further includes a multiplexer 405 and an inverter 410. The multiplexer 405 receives a "normal" or "functional" global precharge signal GPRECHG, and a stress enable signal STRESS_EN. The global precharge signal GPRECHG generally corresponds to the precharge signal PRE or PRECHG as illustrated in FIGS. 1, 2 and 3, respectively. In other words, the precharge signal GPRECHG corresponds to normal operation, or operation of the semiconductor circuit 100 wherein a stress test is not activated.

The stress enable signal STRESS_EN is a signal that is set to a first logic level (e.g., a higher logic level or "1") during a stress test, and is set to a second logic level (e.g., a lower logic level or logic "0") during normal operation or non-stress test. As shown in FIG. 4, the multiplexer 405 is configured such that the stress enable signal STRESS_EN functions as both a selection signal and an input signal. Thus, if the stress enable signal STRESS_EN is set to the first logic level, such that the stress enable "input" signal STRESS_EN is selected, the first logic level passes through the multiplexer 405 and is inverted by the inverter 410, which outputs a precharge circuit input signal PRE at the second logic level (e.g., a lower logic level or logic "0") to the precharge circuit 110. As will be appreciated, the pre-charge circuit is activated when PRE is set to the second logic level.

FIGS. 5 and 6 illustrate an operation of the semiconductor circuit 400 according to embodiments of the present invention. Referring to FIG. 5, the semiconductor circuit 400 is in normal operation mode, and the external clock signal CLK rises from a lower logic level to a higher logic level. Because the semiconductor circuit 400 is not undergoing a stress test, the stress enable signal STRESS_EN is set to 0, and an inverted version of the global precharge signal GPRECHG is output from the inverter 410 as the precharge circuit input signal PRE.
As shown in FIG. 5, during normal operation, internal timing is controlled by a self time tracking scheme, as is known in the art. Here, memory access is dependent upon an active, or rising, edge of an external clock active edge. When a memory access is activated, internal timing (e.g., when to enable/disable PRE, when to enable the sense amplifier, etc.) is self tracked. In a self time tracking scheme, a dummy word line and bit column is used to track the real bit line timing and generate the RESET signal to perform memory access, as is known in the art. The self timed loop can be programmed to obtain adequate read / write margins for performance and high yield for various memory configurations and across process, temperature and/or voltage (PVT) variations.

Referring to FIG. 6, during a stress test, the self timed scheme is not used because the word line is kept on for a longer period of time (e.g., for the duration of the stress test). Rather, the access time window for a memory operation is controlled by an external signal and can be extended for any length of time. Also, as shown in FIG. 6, the precharge circuit input signal PRE is maintained at the second logic level (e.g., a lower logic level or "0") throughout the stress test based on the stress enable signal STRESS_EN, as discussed above. In an example, by keeping the precharge circuit on during stress test, current flows continuously through the bit line pull down path, such that vias or contacts in this pull down path are stressed.

A description of signal operations during a stress test according to embodiments of the present invention will now be described with respect to FIGS. 7 through 9.

FIG. 7 illustrates first and second clock generators 700 and 705 and an inverter 710 according to an embodiment of the present invention. The first and second clock generators 700 and 705 provide clock signals (RCLK_1, ACLK, WCLK, DCLK) based on input signals (RESET, CLK, WE_N, CS_N). The inverter 710 inverts RCLK_1 to generate RCLK. Generally, the signals generated in FIG. 7 can be routed to the respective circuit elements of FIG. 3 as described above.

Referring to FIG. 8, a memory array 800 may be included within a semiconductor memory device that may further include elements such as a latch circuit, a column and row decoder, a bit line pre-charge circuit, a sense amplifier circuit, a data input buffer circuit and a data latch circuit, etc., as illustrated in FIG. 3. For the sake of simplicity, only the memory array 800 is illustrated in FIG. 8. FIG. 8 further includes a memory timing control circuit 810. FIG. 8 is described in greater detail below with respect to FIG. 9.
FIG. 9 illustrates timing of signals during a stress test according to an embodiment of the present invention.

Referring to FIGS. 7, 8 and 9, during a stress test, assume that the memory array 800 is a rising edge triggered memory. With this assumption, during the stress test, the MUX selection signals from FIG. 8 can be programmed so that path 1 and 2 (self timed paths) are deselected, and path 3 is selected to generate a RESET signal.

Again, referring to FIGS. 7, 8 and 9, during a stress test, assume a read access is applied. The clock generator pulls RCLK_1 down to a lower logic level at a rising edge of the external clock signal CLK if CS_N is low, 900. RCLK and ACLK (not shown) will then transition to a higher logic level, 905. Here, RCLK is used to clock the row address decoder, and ACLK is the address latch clock. Next, a given word line WL is enabled or activated, 910 with stress voltage. By using NOR gate 805, the RESET signal is maintained at the higher logic level as long as the clock signal CLK is maintained at the higher logic level, 915. At a falling edge of the external clock signal CLK, RCLK_1 remains at the lower logic level, and RESET transitions to the lower logic level, 920. Thus, the clock generator 700 will transition RCLK_1 to the higher logic level, 925, and both RCLK and ACLK are transitioned or reset to the lower logic level, 930. The falling edge of RCLK is used to enable the sense amplifier, 935 and disable the word line, 940. Through the NOR gate 805, RESET transitions to the higher logic level again after RCLK_1 transitions to the higher logic level, 940. The access cycle then completes. As will be appreciated, because the internal clock reset relies on a falling edge of the clock signal CLK, the read window is cycle dependent and can be extended to any desired length for the stress test.

Accordingly, a stress test of any duration may be achieved in accordance with embodiments of the present invention. Further, for the duration of the stress test, or any portion thereof, a precharge circuit may remain in an "on" state to further stress a memory, which may increase the quality of memory which passes the stress test.

FIG. 10 illustrates a stress test process performed in accordance with an embodiment of the present invention. In particular, FIG. 10 illustrates a more generalized version of the process described with respect to FIGS. 7, 8 and 9 above. While FIGS. 7, 8 and 9 have been described with respect to the particular structure illustrated in FIGS. 4, 7 and 8, FIG. 10 may be implemented in any type of stress test circuitry.
Referring to FIG. 10, assume a given electronic circuit is engaged in normal operation (i.e., the given stress test circuit is not engaged a stress test). For example, in normal mode, the given electronic circuit may perform memory operations (e.g., read operations, write operations, etc.) with a normal voltage, and not a stress voltage. In 1005, the given electronic circuit determines whether to perform a stress test (e.g., based on an external signal). If the given electronic circuit determines not to perform a stress test in 1005, the process returns to 1000. Otherwise, if the given electronic circuit determines to perform a stress test in 1005, a RESET signal is switched from being internally regulated, or self-tracked, to being based upon an external signal, 1010. In an example, this corresponds to MUX1 and MUX2 selecting PATH3 in FIG. 8, such that a falling edge of the external clock signal CLK controls how long the memory array 800 is engaged in stress mode.

Accordingly, in 1015, a stress voltage is applied to one or more bit cells (e.g., of the memory array 800). Also, in 1020, a pre-charge circuit may be maintained in an active state (e.g., by transitioning a stress_en signal to a high level, which causes PRE to go low, thereby activating the pre-charge circuit, as in FIG. 4), such that a pre-charge voltage may also be applied to the one or more stressed bit cells. The stress test is then executed upon the memory array 800, 1025.

In 1030, the given electronic circuit determines whether to continue the stress test. For example, if the external signal has not fallen (e.g., CLK), then the given electronic circuit may determine to continue the stress test. If the given electronic circuit determines to continue the stress test, the stress voltage continues to be applied the one or more bit cells. Otherwise, if the given electronic circuit determines not to continue the stress test (e.g., because CLK has gone low), the process returns to 1000 and the given electronic circuit resumes operation.

Those of skill in the art will appreciate that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.

Further, those of skill in the art will appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer
software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of embodiments the present invention.

The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

The methods, sequences and/or algorithms described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal (e.g., access terminal). In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.

In one or more exemplary embodiments, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or
more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

While the foregoing disclosure shows illustrative embodiments of the invention, it should be noted that various changes and modifications could be made herein without departing from the scope of the invention as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the embodiments of the invention described herein need not be performed in any particular order. Furthermore, although elements of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
WHAT IS CLAIMED IS:

1. A method of performing a stress test on a semiconductor memory device, comprising:
   transitioning the semiconductor memory device from normal mode to a stress mode;
   switching a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal; and
   applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode, wherein a duration of the stress mode is based upon the external signal.

2. The method of claim 1, further comprising:
   transitioning the semiconductor memory device from stress mode back to normal mode; and
   switching the timing signal from the external signal to the internal signal; and
   applying a non-stress voltage to one or more word lines of the semiconductor memory device during the normal mode, the non-stress voltage being lower than the stress voltage.

4. The method of claim 1, wherein the timing signal is a clock signal.

5. The method of claim 1, wherein the external signal controls the duration of the stress mode by controlling a period that a logic level of the external signal indicates the semiconductor memory device to operate in stress mode.
6. The method of claim 1, further comprising:

   enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.

7. A method of performing a stress test on a semiconductor memory device, comprising:

   transitioning the semiconductor memory device from normal mode to a stress mode;

   applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode; and

   enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.

8. The method of claim 7, wherein the precharge circuit is enabled for the duration of the stress mode, and the duration of the stress mode is determined by a logic level of an external signal.

9. A semiconductor memory device, comprising:

   a multiplexer arrangement configured to switch a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal during a stress mode; and

   one or more word lines of the semiconductor memory device receiving a stress voltage during the stress mode, wherein a duration of the stress mode is based upon the external signal.
10. The semiconductor memory device of claim 9, wherein the multiplexer arrangement includes:

   a first multiplexer receiving the external signal and a delayed version of the internal signal;

   a second multiplexer receiving an output of the first multiplexer and the internal signal.

11. The semiconductor memory device of claim 10, wherein the internal and external signals are clock signals.

12. The semiconductor memory device of claim 9, wherein, upon transitioning from the stress mode to normal mode,

   the multiplexer arrangement switches the timing signal from the external signal to the internal signal, and

   the one or more word lines of the semiconductor memory device receives a non-stress voltage during the normal mode, the non-stress voltage being lower than the stress voltage.

13. The semiconductor memory device of claim 9, wherein the external signal controls the duration of the stress mode by controlling a period that a logic level of the external signal indicates the semiconductor memory device to operate in stress mode.

14. The semiconductor memory device of claim 9, further comprising:
a precharge circuit configured to provide a precharge voltage to a bit line of the semiconductor memory device during the stress mode.

15. A semiconductor memory device, comprising:

one or more word lines of the semiconductor memory device configured to receive a stress voltage during a stress mode; and

a precharge circuit configured to provide a precharge voltage to a bit line of the semiconductor memory device during the stress mode.

16. The semiconductor memory device of claim 15, wherein the precharge circuit is enabled for the duration of the stress mode, and the duration of the stress mode is determined by a logic level of an external signal.

17. The semiconductor memory device of claim 15, further comprising:

a multiplexer receiving, a stress enable signal and a non-stress precharge control signal as inputs, and further receiving the stress enable signal as a select signal; and

an inverter receiving an output of the multiplexer and outputting a signal that controls the precharge circuit.

18. The semiconductor memory device of claim 17, wherein the multiplexer outputs the stress enable signal during the stress mode and outputs the non-stress precharge control signal during a non-stress mode.

19. An apparatus for performing a stress test on a semiconductor memory device, comprising:
means for transitioning the semiconductor memory device from normal mode to a stress mode;
means for switching a timing signal that controls an internal timing of the semiconductor memory device from an internal signal to an external signal; and means for applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode, wherein a duration of the stress mode is based upon the external signal.

20. The apparatus of claim 19, further comprising:
means for transitioning the semiconductor memory device from stress mode back to normal mode; and
means for switching the timing signal from the external signal to the internal signal; and
means for applying a non-stress voltage to one or more word lines of the semiconductor memory device during the normal mode, the non-stress voltage being lower than the stress voltage.

21. The apparatus of claim 19, wherein the external signal controls the duration of the stress mode by controlling a period that a logic level of the external signal indicates the semiconductor memory device to operate in stress mode.

22. The apparatus of claim 19, further comprising:
means for enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.
23. An apparatus for performing a stress test on a semiconductor memory device, comprising:

   means for transitioning the semiconductor memory device from normal mode to a stress mode;

   means for applying a stress voltage to one or more word lines of the semiconductor memory device during the stress mode; and

   means for enabling, during the stress mode, a precharge circuit to provide a precharge voltage to a bit line of the semiconductor memory device.

24. The apparatus of claim 23, wherein the precharge circuit is enabled for the duration of the stress mode, and the duration of the stress mode is determined by a logic level of an external signal.
Fig. 1
Conventional Art
Fig. 2
Conventional Art
Fig. 3
Conventional Art

MEMORY ARRAY

BIT LINE PRECHARGE & ROW MUX

SENSE AMPLIFIERS OUT BUFFERS

DATA INPUT BUFFERS

ROW DECODER

COL. DECODER

LATCH

LATCH

ROW ADDR BUS

COL ADDR BUS

PRECHG

320

325

SEN

RCLK

310

ACLK

305

WCLK

330

DCLK

335

DIN BUS

DOUT BUS

300
Fig. 5

Fig. 6
Fig. 7
Fig. 9

- CLK
- RCLK_1
- RESET
- RCLK
- WL

Stress Test:
- PRE
  - stress_en=1, pre-charge always on
Execute Normal Mode (non-stress test)

Perform Stress Test?

Switch RESET to be based at least in part upon an external signal (e.g., CLK)

Apply stress voltage

Activate pre-charge circuit applying a pre-charge voltage to the bit lines

Execute stress test

Exit Stress Test?

Fig. 10
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

INV. G11C29/06 G11C29/50

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 5 949 731 A (TSUKUDE MASAKI [JP]) 7 September 1999 (1999-09-07) figures 5,6,12,13,14,25,26 column 2, line 50 - column 3, line 30 column 9, line 55 - column 10, line 52 column 15, line 25 - column 16, line 37</td>
<td>1-24</td>
</tr>
</tbody>
</table>

D. Further documents are listed in the continuation of Box C

* Special categories of cited documents

*A* document defining the general state of the art which is not considered to be of particular relevance

*E* earlier document but published on or after the international filing date

*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

*O* document referring to an oral disclosure, use, exhibition or other means

*P* document published prior to the international filing date but later than the priority date claimed

*"T"* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

*X* document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

*"Y"* document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

*"A"* document member of the same patent family

Date of the actual completion of the international search

4 February 2010

Date of mailing of the international search report

25/02/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk

Tel (+31-70) 340-2040, Fax (+31-70) 340-3016

Authorized officer

Stocken, Christian

Form PCT/ISA/210 (second sheet) (April 2005)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>CN 1518744 A</td>
<td>04-08-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UO 03009304 A2</td>
<td>30-01-2003</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1415305 A2</td>
<td>06-05-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2004535648 T</td>
<td>25-11-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 565850 B</td>
<td>11-12-2003</td>
</tr>
</tbody>
</table>