

(51) International Patent Classification:
H01L 23/495 (2006.01)

(21) International Application Number:

PCT/KR2009/007724

(22) International Filing Date:

23 December 2009 (23.12.2009)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10-2008-0132887

24 December 2008 (24.12.2008)

KR

(71) Applicant (for all designated States except US): **LG INNOTEK CO., LTD.** [KR/KR]; 20, Yeouido-dong, Yeongdeungpo-gu, Seoul 150-721 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CHUN, Hyun A** [KR/KR]; 107-302 Jugong Apt., Palgogil-dong, Sangrok-gu, Ansan-si, Gyeonggi-do 426-200 (KR). **CHOI, Jae Bong** [KR/KR]; 106-1302 Dongbu Apt., Galgot-dong, Osan-si, Gyeonggi-do 447-730 (KR). **LEE, Sung Won** [KR/KR]; 238-30 Wonji-dong, Seocho-gu, Seoul 137-150 (KR). **RYU, Sung Wuk** [KR/KR]; 1561-14 Seocho 3-dong, Seocho-gu, Seoul 137-073 (KR). **LEE, Hyuk Soo** [KR/KR]; 1271, Sa 1-dong, Sangrok-gu, Ansan-si, Gyeonggi-do 426-171 (KR). **EOM, Sai Ran** [KR/KR]; 507-1804 Doduri Maeul Dongbo Apt., Jakjeon-dong, Gyeyang-gu, Incheon 407-060 (KR).(74) Agents: **JIN, Cheon Woong** et al.; 4th Fl., Deuk-Young Bldg., 423-5 Dogok-dong, Gangnam-Gu, Seoul 135-855 (KR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report (Rule 48.2(g))

(54) Title: STRUCTURE FOR MULTI-ROW LEADFRAME AND SEMICONDUCTOR PACKAGE THEREOF AND MANUFACTURE METHOD THEREOF

[Fig. 3]



(57) Abstract: The present invention relates to a multi-row leadframe for semiconductor packaging, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage to a plating layer caused by etching solution during pattern formation of leadframe and to thereby solve the problem of using the plating layer as an etching mask.

Description

Title of Invention: STRUCTURE FOR MULTI-ROW LEADFRAME AND SEMICONDUCTOR PACKAGE THEREOF AND MANUFACTURE METHOD THEREOF

Technical Field

- [1] The present invention relates to structure for multi-row leadframe and semiconductor package thereof and manufacture method thereof, and more particularly to a technology capable of forming a protective pattern on an upper surface of a plating pattern to increase reliability of a product by preventing damage of a plating layer caused by etching solution during pattern formation of leadframe, and shortening a manufacturing process and reducing the lost material cost by dispensing with a removal process of plating burrs in the conventional manufacturing process.

Background Art

- [2] Generally, a semiconductor chip package alone cannot receive electricity from outside to transmit or receive an electric signal, such that it is necessary to package a semiconductor chip to allow the semiconductor chip to receive the electric signal from and transmit the electric signal to the outside.
- [3]
- [4] Recently, as the semiconductor chip package is manufactured in various configurations using various members such as leadframes, printed circuit boards and circuit films in consideration of reduced chip size, heat emitting capacity and improved electrically performing capacity, improved reliability and manufacturing cost.
- [5]
- [6] Concomitant with recent advancement towards higher degree of integration and faster operation speed of semiconductor chips, it has become necessary to increase the number of input/output terminals (electrical leads) between the semiconductor chip and outside circuit substrate. To this end, a semiconductor chip package of multi-row leadframe mounted with leads having 2 or more rows that separately connect the chips with outside circuit is receiving attention and interest.
- [7]
- [8] FIG.1 illustrates an example of manufacturing a semiconductor device according to the prior art disclosed in the Korea patent Laid-open No. 10-2008-00387121.
- [9]
- [10] According to order of the conventional semiconductor package process, after a resist film (11) is coated on the overall obverse and reverse surfaces of a lead frame material (10) constituted of Cu, a Cu alloy or an iron-nickel alloy (e.g., 42 alloy), the resist film

(11) is exposed with a predetermined lead pattern and development is then carried out, thereby forming an etching pattern (12) of the plating mask. Then, the leadframe material (10) is subjected to all-over plating, and if the resist film (11) is removed, plating masks (13, 14) are formed on the obverse and the reverse surfaces { see FIG. 1 (a) to FIG. 1 (d) } .

[11]

[12] Successively, after the entire lower surface (i.e., reverse surface side) is coated with another resist film (15), the upper surface side (i.e., the obverse surface side) is subjected to half etching by using a plating mask (13) as a resist mask. In this case, since that portion of the surface of the leadframe material 10 which is covered by the plating mask (13) is not etched, an element mounting portion (16) and a wire bonding portion (17) formed in advance by the resist film ultimately project. It should be noted that the surfaces of the element mounting portion (16) and the wire bonding portions (17) are covered by the plating mask (13) { see (e) and (f) of FIG. 1 } .

[13]

[14] Next, after removing the resist film 15 on the lower surface side, a semiconductor element 18 is mounted on the element mounting portion 16, and electrode pad portions of the semiconductor element 18 and the wire bonding portions 17 are wire bonded, the semiconductor element 18, bonding wires 20, and the wire bonding portions 17 are resin encapsulated. Reference numeral 21 denotes an encapsulating resin { see (g) and (h) of FIG. 1 } .

[15]

[16] Subsequently, the reverse surface side is subjected to half etching. At this time, the portion of the leadframe material 10 where the plating mask 14 is formed remains without being etched since the plating mask 14 acts as a resist mask. As a result, reverse surfaces of external connection terminal portions 22 and the element mounting portion 16 project. Since the external connection terminal portions 22 and the wire bonding portions 17 communicate with each other, the respective external connection terminal portions 22 (and the wire bonding portions 17 communicating therewith) are made independent and are electrically connected to the respective electrode pad portions of the semiconductor element 18. Since these semiconductor devices 23 are generally arranged in grid form and are manufactured simultaneously, they are diced and exfoliated, thereby manufacturing individual semiconductor devices 23 { see (i) and (j) of FIG.1 } .

[17]

[18] However, with the (e) process in the above-described conventional semiconductor manufacturing process in a case when etching is carried out on the leadframe material portion 10 using the plating layer (13) on the upper surface as an etching mask,

damage may be incurred by attack on the plating layer on the upper surface of the leadframe material during etching process, the damage of which may cause a fatal effect on the wirebonding and the product reliability.

[19]

[20] Now, referring to FIG.2 which is an enlarged view of a plating pattern portion (A portion) according to (g) process of the above-described process, where (A1) in FIG.2 illustrates the conventional structure of plating layer (17) in FIG.1. That is, the plating mask (17) utilized as the conventional plating mask, as illustrated in the drawing, is conventionally formed by providing, for instance, an Ni undercoat layer (24) on the upper surface of the leadframe material (10), and by further providing a noble metal plating (25). However, in the case when the etching is carried out using the plating pattern as a plating mask, the noble metal plating (25) is not eroded during etching, but the leadframe material (10) formed of copper or a copper alloy and the Ni undercoat (24) are eroded by an etching solution, as shown in (A2) and (A3) of FIG. 2. Hence, the periphery of the noble metal plating (25) assumes a foil-like shape, and is adhered to the periphery of each of the wire bonding portions (17), the element mounting portion (16), and the external connection terminal portions (22), thereby forming plating burrs (26, plating foils).

[21]

[22] If such plating burrs (26) are present, the plating burrs (26) are exfoliated in the wire bonding process, the resin encapsulating process (i.e., molding process), and the like, causing defects in semiconductor devices including faulty wire bonding, and short-circuiting between terminals, and the like.

[23]

[24] The conventional semiconductor manufacturing process inevitably generates plating burrs, such that it is necessary to add de-burring and cleaning processes in order to enhance the reliability.

[25]

[26] To be more specific, the semiconductor package manufacturing method according to the prior art suffers from disadvantages in that additional processes should be carried out in which an intermediate product (i.e., the product immediately after half etching) is immersed in a water tank having a brush or an ultrasonic transducer to exfoliate the plating burrs and a cleaning process follows, thereby making the manufacturing method uneconomical. There is another disadvantage in that material loss increases due to generation of plating burrs.

[27]

[28] There is still another disadvantage in that the plating layer using the noble metal is used as an etching mask, which in turn makes the periphery of strips noble metal

plated, thereby increasing the material cost.

Disclosure of Invention

Technical Problem

- [29] The present invention has been devised in view of the above-described circumstances, and its object is to provide structure for multi-row leadframe and semiconductor package thereof and manufacture method thereof capable of forming a protective pattern on an upper surface of a plating pattern to increase reliability of a product by preventing damage of a plating layer caused by etching solution during pattern formation of leadframe, and shortening a manufacturing process and reducing the loss of material cost by dispensing with a de-burring process of plating burrs in the conventional manufacturing process.

Solution to Problem

- [30] According to an aspect of the present invention, there is provided a manufacturing method of multi-row leadframe, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby an additional process of suppressing or eliminating the generation of plating burrs that is required in the multi-row leadframe manufacturing process according to the prior art is dispensed with, thereby simplifying the manufacturing process and reducing the manufacturing cost.
- [31]
- [32] In some exemplary embodiments of the present invention, the first step may comprise: coating photosensitive material on double sides or a single side of the leadframe material, exposing and developing to form a leadframe pattern (a step); and carrying out a plating on the leadframe pattern. (b step), whereby damage to a plating layer on the uppermost surface of the leadframe material can be prevented in advance during etching and reliability of the product can be enhanced.
- [33]
- [34] In some exemplary embodiment of the present invention, the material applied to the process of forming the plating pattern in the first step may use a single alloy from one of Ni, Pd, Au, Sn, Ag, Co and Cu, or a binary alloy or ternary alloy, and may be in a single layer or a double layer.
- [35]
- [36] In some exemplary embodiment of the present invention, the first step may preferably further comprise a (c) step of exfoliating the photosensitive material after forming the plating pattern.
- [37]

[38] In some exemplary embodiment of the present invention, the second step of forming a protective pattern on an upper surface of the plating pattern is a step of using a photolithography method by coating the photosensitive material on double sides or a single side of the leadframe material formed with the plating pattern.

[39]

[40] To be more specific, the second step may comprise: coating the photosensitive material on double sides of the leadframe material, wherein an exposure/development of pattern are carried out on the upper surface of the leadframe material to form an upper protective pattern, and an overall exposure is carried out on the lower surface of the leadframe material to form a lower protective pattern.

[41]

[42] In the forming of the protective pattern according to the present invention, the width (T1) of the upper protective pattern formed on the upper surface of the leadframe material is wider than the width (T2) of the plating pattern, thereby suppressing or eliminating the generation of plating burrs or undercut phenomenon occurring in the prior art.

[43]

[44] The protective pattern may be preferably formed in a structure encompassing an upper portion and a lateral portion of the plating pattern.

[45]

[46] In some exemplary embodiment of the present invention, the third step of forming a nano pattern on the leadframe material is a step of etching an exposed upper surface of the leadframe excluding the upper protective pattern portion.

[47]

[48] In some exemplary embodiment of the present invention, a step of exfoliating the protective pattern is further included subsequent to the third step in the leadframe manufacturing process.

[49]

[50] According to another aspect of the present invention, there is provided a manufacturing method of semiconductor package using multi-row leadframe, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); forming a nano pattern using the protective pattern as a mask (third step); and exfoliating the protective pattern, and carrying out semiconductor chip mounting, wire bonding and epoxy molding, and completing the semiconductor package through back etching.

[51]

[52] In the formation of a protective pattern during the leadframe forming process according to the present invention, the second step is preferably carried out in such a

manner that the width (T1) of the upper protective pattern formed on the upper surface of the leadframe material is wider than the width (T2) of the plating pattern.

[53]

[54] The structure for multi-row leadframe in the leadframe manufacturing method according to the present invention may comprise: forming at least one or more nano patterns on the upper surface or a lower surface of the leadframe material; and forming a leadframe including a plating pattern on one or more portions not formed with the nano pattern, where a photosensitive protective pattern is formed on an upper surface of the plating pattern. Particularly, a width (T3) of the upper pattern surface of the leadframe is wider than the width (T2) of the plating pattern. Of course, the protective pattern is preferably exfoliated in the formation of the semiconductor package.

[55]

[56] In the manufacturing method of leadframe according to the present invention thus described, a periphery of the leadframe strip is not formed with the plating pattern but formed with a leadframe of exposed structure, thereby saving the material cost.

[57]

[58] The plating pattern may use a single alloy from one of Ni, Pd, Au, Sn, Ag, Co and Cu, or a binary alloy or ternary alloy, and may be in a single layer or a double layer.

Advantageous Effects of Invention

[59] The advantageous effect is that a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage of a plating layer caused by etching solution during pattern formation of leadframe.

[60]

[61] Another advantageous effect is that a process of de-burring the plating burrs that is essentially carried out in using the plating layer as an etching mask is dispensed with, thereby shortening a manufacturing process and reducing the lost material cost.

[62]

[63] Still another advantageous effect is that cause of unnecessary increase of material cost involving the plating of periphery of strip for manufacturing the leadframe has been removed to thereby save the manufacturing cost.

Brief Description of Drawings

[64] FIGS. 1 and 2 illustrate a process chart and a conceptual drawing explaining a manufacturing method of semiconductor package and a problem involved therein according to the conventional art.

[65] FIGS. 3 and 4 illustrate drawings showing processing orders of manufacturing method of multi-row leadframe according to the present invention.

[66] FIGS. 5 and 6 illustrate conceptual drawings showing a manufacturing method of

multi-row leadframe according to the present invention.

[67] FIGS. 7 and 8 illustrate comparative drawings explaining strong points of manufacturing process according to the present invention by comparing with the prior art.

[68] FIGS. 9 and 10 illustrate a process chart and a conceptual drawing for manufacturing the semiconductor package using the multi-row leadframe according to the present invention.

Best Mode for Carrying out the Invention

[69] A detailed description of exemplary embodiments of structure for multi-row lead frame and semiconductor package thereof and manufacturing method thereof will be described in detail with reference to the accompanying drawings.

[70]

[71] For the purpose of clarity, technical material that is known in the technical fields related to the disclosure has not been described in detail so that the disclosure is not unnecessarily obscured.

[72]

[73] Furthermore, terms and phrases used in the specification and claims may be interpreted or vary in consideration of construction and use of the present invention according to intentions of an operator or customary usages. The terms and phrases therefore should be defined based on the contents across an entire specification.

[74]

[75] (Exemplary Embodiment)

[76]

[77] The subject matter of the present invention is that, in the manufacturing method of multi-row leadframe, the overall obverse and reverse surfaces of a lead frame material are coated with resist film for forming a leadframe pattern, and a photoresist is used as protective pattern of the plating pattern, such that the plating layer on the upper surface is prevented from damage, whereby product reliability can be enhanced.

[78]

[79] Now, a configuration and operation will be described in detail with reference to the accompanying drawings.

[80]

[81] FIGS. 3 and 4 illustrate drawings showing processing orders of manufacturing method of multi-row leadframe according to the present invention.

[82]

[83] Referring to FIG. 3, the manufacturing method of multi-row leadframe according to the present invention comprises: a first step of forming a plating pattern on a leadframe material (S1); a second step of forming a protective pattern on the plating pattern (S2);

and a third step of forming a nano pattern by using the protective pattern as a mask (S3).

[84]

[85] Of course, the method may further comprise an additional process of exfoliating the protective pattern for semiconductor packaging (S4).

[86]

[87] As illustrated in FIG. 4, the first step (S1) of forming a plating pattern on a leadframe material may include preparing a leadframe material (S11), coating (S12) photo-sensitive material on the leadframe material, exposing and developing to form a leadframe pattern (13), and exfoliating the photoresist leaving the plating pattern (S14).

[88]

[89] The second step of forming a protective pattern (S2) may include coating second time the photoresist on an upper surface of the leadframe material formed with the plating pattern (S21), and carrying out an exposure on an the upper and lower surface of the leadframe for forming respective patterns and an overall exposure (S22).

[90]

[91] Then, the upper surface of the leadframe is subjected to half etching using the protective pattern as a mask to complete the multi-row leadframe. The protective pattern is preferably exfoliated later.

[92]

[93] The above-described process will be explained in more detail with reference to FIG.5.

[94]

[95] First of all, a leadframe material (110) is prepared for forming a plating pattern (R1). The material applied to the process of forming the plating pattern may use, for example, Cu, or a Cu alloy, or an iron/nickel alloy.

[96]

[97] Next, a photosensitive material (120) is coated (R2) on the upper and lower surface of the leadframe material (110). The photosensitive material may use a photoresist (PR), a dry film resist (DFR), a photo solder resist (PSR), or the like. At this time, the photosensitive material (PR, DFR, PSR) may be coated on the double sides or a single side of the leadframe material (110). The present exemplary embodiment of the present invention will be centered on coating on double sides of the leadframe material (110).

[98]

[99] Thereafter, the coated photosensitive material is exposed and developed (R3, R4) using a predetermined leadframe as a mask (130). In this case, as shown in R4, a plating mask pattern (120) is formed on the upper surface of the leadframe material

(110).

[100]

[101] Next, a single layer or a double layer plating process is carried out for forming a multi-row leadframe using the plating mask pattern (120) as a mask (R5). Exfoliation of the plating mask pattern (120) following the plating leads to formation of a plating pattern (140) (R6). The material used for the plating may be a single alloy from one of Ni, Pd, Au, Sn, Ag, Co and Cu, or a binary alloy or ternary alloy, and may be in a single layer or a double layer.

[102]

[103] Successively, in the step of R7, the above-described step of R6 is carried out for forming a nano pattern for forming the lead pattern, and photosensitive material is coated on the upper surface and the lower surface of the leadframe.

[104]

[105] An exposure/development are carried out on the upper surface of the leadframe for forming a protective pattern for formation of etching mask, and an overall exposure is carried out on the lower surface. The most important subject matter of this process step is to form a protective pattern for protecting a plating pattern by preventing an attack on the plating layer in the etching process.

[106]

[107] Now, referring to the step of R8, a protective pattern (160) is formed on the plating pattern (140) on the upper surface of the leadframe material (110) to thereby provide an overall protection on the lower surface of the plating pattern (140) according to an overall exposure. In the step of R9, an etching is carried out for forming a nano pattern (P1) using the protective pattern as a mask. Thereafter, the protective pattern is removed to complete the multi-row leadframe according to the present invention (R10).

[108]

[109] Now, an improved process and an effect resultant therefrom over those of the prior art will be described with reference to FIG.6.

[110]

[111] Basically, the process of forming a plating pattern on the leadframe material is the common process as in R1-R6 illustrated in FIGS. 5 and 6.

[112]

[113] Now, referring to comparative process, the illustrate (A) process is the conventional process of forming a nano pattern, and (B) process is the process of forming a nano pattern according to the present invention.

[114]

[115] In the (A) process, a photosensitive material (160) is coated on the lower surface of

the leadframe material (110) (R7'), a nano pattern is formed using the plating pattern formed on the upper surface as an etching mask (R8').

[116]

[117] Thereafter, the exfoliation of the photosensitive material leads to formation of leadframe as in the process of R9'. However, the formation of nano pattern using the plating pattern as an etching mask as in the conventional method will generate the plating burrs to create a problem of broadening a width of the plating pattern wider than that of the leadframe formed with the plating pattern.

[118]

[119] In comparison thereto, referring to (B) process according to the present invention, a photosensitive material is coated on the upper surface and the lower surface of the leadframe material formed with plating pattern (R7), and a protective pattern (160) is formed through exposure/development processes (R8). The structural shape of the upper protective pattern proposed in the R8 process of FIG.6 is a little bit different from that of the protective pattern (160, an upper protective pattern of leadframe) suggested in R8 of FIG.7. Namely, it should be apparent that the protective pattern may be formed on the upper surface of the plating pattern, and the protective pattern may be structured in a manner of wrapping the upper surface and a lateral surface of the plating pattern (140) as shown in R8 of FIG.7.

[120]

[121] Particularly, the drawings below the (A) and (B) processes show an enlarged drawings of principal parts in which parts of the plating pattern are enlarged. Referring to the enlarged drawings, the width (T1) of the protective pattern (160) is wider than the width (T2) of the plating pattern. Then, even in a case of an etching being carried out up to a lower surface of the protective pattern, the etching is carried out in the manner of the width (T3) of pattern surface of the leadframe formed with the plating pattern being wider than or equal to the width (T2) of the plating pattern, whereby there is generated an advantage of preventing the plating burrs or undercut phenomenon (i.e., $T3 \geq T2$).

[122]

[123] Particularly, another strong point of the present invention will be described with reference to FIG. 8.

[124]

[125] FIG. 8 illustrates a process of forming in strip unit in the formation of leadframe according to the present invention. Basically, the process of forming a plating pattern on the leadframe material is the common process as in R1-R6 illustrated in FIGS. 5 and 6.

[126]

[127] The drawing (C) defines a conventional process chart, while the lower drawing shows an enlarged view (Q') of principal parts. The drawing (D) defines a process chart according to the present invention, while the lower drawing shows an enlarged view of Q portion.

[128]

[129] Referring to the conventional (C) process, a photosensitive material is coated on the lower surface of the leadframe material formed with the plating pattern (R7'), a nano pattern is formed by using the plating pattern as an etching mask (R8') and the photo-sensitive material on the lower surface is exfoliated to complete the leadframe (R9'). However, this process is inevitably forced to carry out a plating operation on the periphery (Q) of the strip.

[130]

[131] To be more specific, in the case of the conventional process of using the plating layer on the upper surface of the leadframe as an etching mask, there is a risk of damaging the plating layer on the upper surface during the etching process, which can cause the degradation of reliability of the wire bonding and the product.

[132]

[133] Furthermore, in the conventional method of using the plating layer that uses a noble metal as an etching mask, an overall periphery of the strip is all etched during half etching for nano pattern formation in a case of plating only the lead and the die pad portion, making it to be difficult to maintain the strip shape, and as the plating of the periphery of the strip is a region (Q') that must be included, the noble metal plating of unnecessary portion inevitably increases the material cost.

[134]

[135] Meanwhile, referring to the (D) process, a protective pattern is formed by coating photosensitive material (R7, R8) on the leadframe material for forming the protective pattern, an etching is carried out for forming the nano pattern, whereby the plating on the periphery (Q) of the strip can be dispensed with. As a result, the periphery (Q) of the leadframe strip is not formed with the plating pattern to thereby have an exposed structure.

[136]

[137] That is, the present invention can obtain an effect of saving material cost by removing the problem of carrying out the noble metal plating onto the periphery of the leadframe strip other than the lead and die pad portions for preventing the etching of the strip peripheral portion that was performed during the conventional process.

[138]

[139] In addition, according to the present invention, the second time coating of the photoresist on the upper and lower surface at the same time can prevent the damage to the

plating layer on the upper surface during the etching performance, whereby the product reliability can be enhanced.

[140]

[141] Besides, the additional process of removing the plating burrs in the multi-row leadframe manufacturing method according to the prior art can be dispensed with to thereby obtain an effect of reducing the cost in the process.

[142]

[143] Now, referring to FIGS. 9 and 10, a manufacturing process of semiconductor package using the multi-row leadframe according to the present invention will be described.

[144]

[145] As shown in FIG.9, the semiconductor packaging process may include a chip mounting on the leadframe (S5), a wire bonding (S6), an epoxy molding (S7) and etching on the lower surface (S8).

[146]

[147] A more detailed explanation will be given with reference to FIG. 10.

[148]

[149] A semiconductor chip (170) is mounted on a die pad portion of the leadframe (R11), a wire bonding is carried out for connecting the semiconductor chip (170) to a plating portion (140) using a wire (180) (R12), and a molding is carried out using material including epoxy or the like to form a semiconductor package (R13).

[150]

[151] A back etching is also carried out for the lower surface of the semiconductor package to etch the lower surface using a predetermined pattern (P2), whereby an etching process is carried out on the lower surface for forming independent input/output terminals to complete the semiconductor package (R14).

[152]

[153] The foregoing written specification is to be considered to be sufficient to enable one skilled in the art to practice the invention. While the best mode for carrying out the invention has been described in detail, those skilled in the art to which this invention relates will recognize various alternative embodiments including those mentioned above as defined by the following claims. The exemplary embodiments disclosed herein are not to be construed as limiting of the invention as they are intended merely as illustrative of particular embodiments of the invention as enabled herein.

[154]

[155] Therefore, structures and methods that are functionally equivalent to those described herein are within the spirit and scope of the claims appended hereto. Indeed, various modifications of the invention in addition to those shown and described herein will

become apparent to those skilled in the art from the foregoing description and fall within the scope of the appended claims.

Industrial Applicability

- [156] A protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage of a plating layer caused by etching solution during pattern formation of leadframe. A process of de-burring the plating burrs that is essentially carried out in using the plating layer as an etching mask is dispensed with, thereby shortening a manufacturing process and reducing the lost material cost. A cause of unnecessary increase of material cost involving the plating of periphery of strip for manufacturing the leadframe has been removed to thereby save the manufacturing cost.

Claims

- [Claim 1] A manufacturing method of multi-row leadframe, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step)
- [Claim 2] The method of claim 1, wherein the first step of forming a plating pattern on the leadframe material is characterized by: coating photo-sensitive material on double sides or a single side of the leadframe material, exposing and developing to form a leadframe pattern (a step); and carrying out a plating on the leadframe pattern. (b step).
- [Claim 3] The method of claim 1, the material applied to the process of forming the plating pattern in the first step uses a single alloy from one of Ni, Pd, Au, Sn, Ag, Co and Cu, or a binary alloy or ternary alloy, and is in a single layer or a double layer.
- [Claim 4] The method of claim 1, wherein the first step is further characterized by a (c) step of exfoliating the photosensitive material after forming the plating pattern.
- [Claim 5] The method of claim 1, wherein the second step is characterized by using a photolithography method by coating the photosensitive material on double sides or a single side of the leadframe material formed with the plating pattern.
- [Claim 6] The method of claim 5, wherein the second step is characterized by: coating the photosensitive material on double sides of the leadframe material, and wherein an exposure/development of pattern are carried out on the upper surface of the leadframe material to form an upper protective pattern, and an overall exposure is carried out on the lower surface of the leadframe material to form a lower protective pattern.
- [Claim 7] The method of claim 1 or 6, wherein a width (T1) of the upper protective pattern formed on the upper surface of the leadframe material is wider than a width (T2) of the plating pattern.
- [Claim 8] The method of claim 7, wherein the protective pattern is formed in a structure encompassing an upper portion and a lateral portion of the plating pattern.
- [Claim 9] The method of claim 1 or 6, wherein the third step is characterized by etching an exposed upper surface of the leadframe excluding the upper protective pattern portion.
- [Claim 10] The method of claim 8, wherein a step of exfoliating the protective

pattern is further included subsequent to the third step.

[Claim 11]

A manufacturing method of semiconductor package using multi-row leadframe, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); forming a nano pattern using the protective pattern as a mask (third step); and exfoliating the protective pattern, and carrying out semiconductor chip mounting, wire bonding and epoxy molding, and completing the semiconductor package through back etching.

[Claim 12]

The method of claim 11, wherein the second step is characterized in that a width (T1) of the upper protective pattern formed on the upper surface of the leadframe material is wider than a width (T2) of the plating pattern.

[Claim 13]

A structure for multi-row leadframe in the leadframe manufacturing method characterized by: forming at least one or more nano patterns on the upper surface or a lower surface of the leadframe material; and forming a leadframe including a plating pattern on one or more portions not formed with the nano pattern, wherein a width (T3) of the upper pattern surface of the leadframe is wider than the width (T2) of the plating pattern.

[Claim 14]

The structure of claim 13, characterized in that a periphery of the leadframe strip is formed with an exposed structure.

[Claim 15]

A structure for multi-row leadframe in the leadframe manufacturing method characterized by: forming at least one or more nano patterns on the upper surface or a lower surface of the leadframe material; and forming a leadframe including a plating pattern on one or more portions not formed with the nano pattern, wherein a periphery of the leadframe is exposed.

[Claim 16]

The structure of any one claim of 13, 14 and 15, characterized by the plating pattern uses a single alloy from one of Ni, Pd, Au, Sn, Ag, Co and Cu, or a binary alloy or ternary alloy, and is in a single layer or a double layer.

[Claim 17]


A semiconductor package, characterized by: forming at least one or more nano patterns on the upper surface or a lower surface of the leadframe material; and forming a leadframe including a plating pattern on one or more portions not formed with the nano pattern, wherein the semiconductor package is characterized by: a multi-row leadframe having a width (T3) of the upper pattern surface of the leadframe is wider than the width (T2) of the plating pattern; a semiconductor chip;

a wire bonding; and an epoxy molding.


[Claim 18]

A semiconductor package, characterized by: forming at least one or more nano patterns on the upper surface or a lower surface of the leadframe material; and forming a leadframe including a plating pattern on one or more portions not formed with the nano pattern, wherein a periphery of the leadframe is characterized by: an exposed multi-row leadframe; a semiconductor chip; a wire bonding; and an epoxy molding.


[Fig. 1]




[Fig. 2]




[Fig. 3]




[Fig. 4]




[Fig. 5]




[Fig. 6]




[Fig. 7]



[Fig. 8]



[Fig. 9]



[Fig. 10]

