



(22) Date de dépôt/Filing Date: 2003/01/23

(41) Mise à la disp. pub./Open to Public Insp.: 2003/08/01

(45) Date de délivrance/Issue Date: 2012/10/23

(30) Priorité/Priority: 2002/02/01 (US10/066,141)

(51) Cl.Int./Int.Cl. *H04B 15/00* (2006.01),
H03G 3/34 (2006.01), *H04R 1/20* (2006.01)


(72) Inventeur/Inventor:
TAYLOR, RICHARD DUANE, US

(73) Propriétaire/Owner:
HARRIS CANADA SYSTEMS, INC., CA

(74) Agent: GOUDREAU GAGE DUBUC

(54) Titre : METHODE ET CIRCUIT DE SILENCIEUX DOUBLE DEBIT

(54) Title: DUAL SPEED SQUELCH CIRCUIT AND METHOD



(57) Abrégé/Abstract:

Squelch circuit and method useful in frequency-scanned radio receivers are provided. Generally, the squelch circuit includes an audio-removal filter coupled to receive an audio signal. The passband of the audio-removal filter is selected sufficiently high relative to frequency components of the audio signal. An absolute value detector is coupled to the audio-removal filter to supply an output signal having a positive polarity regardless of the polarity of the signal supplied by the audio-removal filter. An integrating filter is coupled to receive the output signal from the absolute value detector and supply an integrated signal. The integrating filter has at least one selectable filter coefficient indicative of the response time of the integrating filter. A control module is configured to select a first value for the selectable filter coefficient so that during a first mode of operation of the squelch circuit the response time of the integrating filter is sufficiently fast to determine the power level of the integrated signal over a predefined time interval relative to respective squelch thresholds. The control module is further configured to select a second value for the selectable filter coefficient so that during a second mode of operation subsequent to the first mode of operation the response time of the integrating filter is sufficiently slow to smooth out power level variations, if any, due to fading of the audio signal.

DUAL SPEED SQUELCH CIRCUIT AND METHOD

ABSTRACT

Squelch circuit and method useful in frequency-scanned radio receivers are provided. Generally, the squelch circuit includes an audio-removal filter coupled to receive an audio signal. The passband of the audio-removal filter is selected sufficiently high relative to frequency components of the audio signal. An absolute
5 value detector is coupled to the audio-removal filter to supply an output signal having a positive polarity regardless of the polarity of the signal supplied by the audio-removal filter. An integrating filter is coupled to receive the output signal from the absolute value detector and supply an integrated signal. The integrating filter has at least one selectable filter coefficient indicative of the response time of the integrating
10 filter. A control module is configured to select a first value for the selectable filter coefficient so that during a first mode of operation of the squelch circuit the response time of the integrating filter is sufficiently fast to determine the power level of the integrated signal over a predefined time interval relative to respective squelch thresholds. The control module is further configured to select a second value for the
15 selectable filter coefficient so that during a second mode of operation subsequent to the first mode of operation the response time of the integrating filter is sufficiently slow to smooth out power level variations, if any, due to fading of the audio signal.

DUAL SPEED SQUELCH CIRCUIT AND METHOD

BACKGROUND OF THE INVENTION

The present invention is generally related to signal processing, and, more particularly, to signal processing for controlling squelch in a radio receiver operable to scan at least a priority channel.

In Specialized Mobile Radios (SMRs), also generally known as LMR (Land Mobile Radio, PAMR (Public Access Mobile Radio), PMR (Private Mobile Radio), TMR (Trunked Mobile Radio), and TRS (Trunked Radio System), a squelch circuit is commonly used for automatically muting the audio response of a radio receiver configured to receive frequency modulated (FM) voice signals. That is, preventing annoying noise from being heard when there is no received signal present or the received signal is too weak to be intelligible, and unmuting the audio response when a signal likely to be intelligible is received.

Typical squelch circuits employ a measurement of the energy of a portion of the spectrum of the recovered audio ("out-of-band audio" that starts sufficiently above the highest audio frequency components, generally at about 3 kHz) as a factor in determining whether to mute the recovered voice signal. This is based on the well-known phenomenon that the energy in the out-of-band region decreases in response to a stronger radio signal. Unfortunately, known squelch circuits, when used on the priority channel of a frequency-scanned radio, typically require excessive processing time to determine the presence or absence of a signal. The excessive processing latency creates noticeable gaps in the speaker audio if the priority channel scan happens to interrupt an ongoing signal reception. Also, excessive priority channel squelch processing time can be detrimental if the priority channel is scanned during an ongoing reception of the control channel of a trunked system; in such cases, the processing time should be sufficiently less than the control channel slot time. Many of the earlier solutions rely on single speed techniques that require processing times on the order of 50 milliseconds or more before deciding if a signal is present or absent. During this processing interval, the audio is muted. This processing time would be fast enough if the radio is in a "standby" mode and not scanning. In fact,

CWCAS-148

many conventional voice radio receivers that are not designed for channel scanning employ continuous detection of the energy of the out-of-band audio, often combined with hysteresis techniques, to avoid muting a recovered audio signal during brief periods of weak signal reception caused by fading. The response time of such circuits is typically 50 milliseconds (msec) or more, and they have provided reliable and efficient operation for non-scanning applications. However, such a processing time would be too slow for utilization in the priority channel for frequency-scanned operation for the reasons stated above.

U.S. Patent No. 6,259,904 describes a technique that purportedly generates a fast squelch through various actions that require generating a noise signal from a demodulated signal, generating a squelch check request of one of two types, performing a release of a reset control in response to the squelch check request, generating an integrated noise signal having essentially no decay rate from the noise signal starting at the release of the reset control, generating a result of a comparison of the integrated noise signal to one of two values corresponding to the one of two types of squelch check requests at an expiration of a predetermined delay started at the release of the reset control, and controlling a muting of a speaker in response to the comparison. Thus, it appears that such technique requires relatively complex logic for implementing the above-described actions. In addition, such technique appears to use various circuit components, such as a resettable noise integrator consisting of a reset switch and logic for resetting a capacitor used for grounding the noise signal. Needless to say, such components add incremental costs and hardware complexity to the squelch circuit described in that patent.

Thus, it would be desirable to provide circuit and techniques, colloquially referred to as "Dual-Speed Squelch" or DSS techniques, that, at relatively low-cost, accurately and reliably provide sufficiently fast processing speed for priority scan operation in a radio terminal. It would be further desirable to minimize noticeable gaps in the speaker audio. A significant improvement over known techniques could be achieved if one could determine that there is no signal present and leave the priority channel in about 25% of the time of earlier squelch algorithms without having

CWCAS-148

to use cumbersome logic or circuitry. It would be further desirable to provide circuit and techniques that enable high probability of detection for worst-case faded signal levels and low probability of falsing on nonexistent signals. It would be further desirable to provide an improved squelch technique that can be readily integrated or retrofitted into existing frequency-scanned radios so that such radios can provide improved performance without affecting the basic design of the radio.

BRIEF SUMMARY OF THE INVENTION

Generally, the present invention fulfills the foregoing needs by providing in one aspect thereof a squelch circuit including an audio-removal filter coupled to receive an audio signal. The passband of the audio-removal filter is selected sufficiently high relative to frequency components of the audio signal. An absolute value detector is coupled to the audio-removal filter to supply an output signal having a positive polarity regardless of the polarity of the signal supplied by the audio-removal filter. An integrating filter is coupled to receive the output signal from the absolute value detector and supply an integrated signal. The integrating filter has at least one selectable filter coefficient indicative of the response time of the integrating filter. A control module is configured to select a first value for the selectable filter coefficient so that during a first mode of operation of the squelch circuit the response time of the integrating filter is sufficiently fast to determine the power level of the integrated signal over a predefined time interval relative to respective squelch thresholds. The control module is further configured to select a second value for the selectable filter coefficient so that during a second mode of operation subsequent to the first mode of operation the response time of the integrating filter is sufficiently slow to smooth out power level variations, if any, due to fading of the audio signal.

The present invention further fulfills the foregoing needs by providing in another aspect thereof, a method for squelch control in a radio receiver. The method allows filtering an audio signal with a bandpass sufficiently high relative to frequency components of the audio signal. The method further allows generating an output signal having a positive polarity regardless of the polarity of the signal obtained through the audio filtering action. The method provides an integrating filter coupled

CWCAS-148

to receive the positive polarity signal and supply an integrated signal. The integrating filter has at least one selectable filter coefficient indicative of the response time of the integrating filter. The method allows selecting a first value for the selectable filter coefficient so that during a first mode of operation the response time of the integrating filter is sufficiently fast to determine the power level of the integrated signal over a predefined time interval relative to respective squelch thresholds; and selecting a second value for the selectable filter coefficient so that during a second mode of operation subsequent to the first mode of operation, the response time of the integrating filter is sufficiently slow to smooth out power level variations, if any, due to fading of the audio signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the invention when read with the accompanying drawings in which:

FIG. 1 is a schematic block diagram representation of a basic frequency-scanned radio receiver using a squelch circuit embodying aspects of the present invention.

FIG. 2 is a flow diagram illustrating exemplary steps or actions that may occur during operation of the squelch circuit of FIG. 1.

FIG. 3 illustrates an exemplary transfer function in the z-domain of an integrating digital filter used in the squelch circuit of FIG. 1.

FIGS. 4-6 show respective plots of a test signal processed by respective integrating filters corresponding to a) Dual Speed Squelch (DSS) embodying aspects of the present invention; b) Fast Squelch (FS); and c) Slow Squelch that comparatively allow to visually grasp that the DSS processing technique that embodies aspects of the present invention achieves the best attributes of both the slow and fast squelch techniques.

FIG. 7 is an exemplary cumulative histogram of the time that it takes the integrating filter output under various squelch techniques (DSS, SS or FS) to make a determination of "signal-present".

CWCAS-148

FIG. 8 is an exemplary frequency response of an audio-removal filter used in the squelch circuit of FIG. 1.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 illustrates a schematic block diagram representation of a basic frequency-scanned radio receiver 10 using a squelch circuit 12 embodying aspects of the present invention. As shown in FIG. 1, radio receiver 10 includes an antenna 14 for receiving radio signals. The radio signal, after suitable amplification and frequency conversion appropriate for a selected channel, is demodulated by a demodulator 16 using techniques well-understood by those skilled in the art. As suggested above, the present invention takes advantage of certain known and predictable characteristics of FM receivers that allow determining whether an intelligible signal is likely to be present or absent in the selected channel. Such a determination is based on an estimate of the noise level outside the audio spectrum. More particularly, in radio receivers using FM detection, the noise level is relatively low if a signal is present. Conversely, the noise level increases if a signal is absent. As is well-known to those skilled in the art, such FM radio receivers may use a frequency synthesizer 18 for achieving "lock on" to the selected channel. Since the principles of operation regarding FM detection and frequency synthesis in radios capable of operating in a scanning mode are well-understood and are only peripheral for purposes of the present invention, the reader will not be burdened with such details.

As further illustrated in FIG. 1, squelch circuit 12 receives the demodulated audio from demodulator 16 through an audio-removal filter 20, such as a high-pass or band-pass filter. As suggested above, the passband of the audio-removal filter is selected sufficiently high relative to frequency components of the audio signal. An exemplary frequency response of filter 20 is illustrated in FIG. 8. As described in greater detail below, squelch circuit 12 automatically generates a squelch control signal 22 that controls an audio amplifier 24 for selectively actuating a speaker 26 on and off. That is, selectively unmuting and muting the audio response of the speaker. In one exemplary embodiment, the demodulated audio input is generally sampled at a

CWCAS-148

rate of about 48 kHz and a decimator 28 may be optionally provided to slow down such sampling rate, e.g., by discarding every other sample. It will be appreciated that in a squelch implementation that uses software code loaded in a digital signal processor (DSP), the frequency down-conversion provided by the decimator allows to
5 make more efficient use of the processing power of the DSP by saving MIPS, (Millions of Instructions per Second), etc.

An absolute value detector 30 or square law device or equivalent is coupled to the audio-removal filter (through decimator 28) to supply an output signal having a positive polarity regardless of the polarity of the signal supplied by the audio-removal
10 filter. An integrating filter 32, such as a low-pass filter, is coupled to receive the output signal from the absolute value detector and supply an integrated signal. The inventor of the present invention has innovatively recognized that a fast squelch can be advantageously achieved if the integrating filter is configured to have at least one selectable filter coefficient indicative of the response time of the integrating filter.

15 A control module 34 is configured to select a first value for the selectable filter coefficient so that, during a first mode of operation of the squelch circuit, the response time of the integrating filter is sufficiently fast to determine the power level of the integrated signal over a predefined time interval relative to respective squelch thresholds. In one exemplary embodiment, the predefined time interval lasts about 10
20 msec. The control module 34 is further configured to select a second value for the selectable filter coefficient so that during a second mode of operation subsequent to the first mode of operation, the response time of the integrating filter is sufficiently slow to smooth out power level variations, if any, due to fading of the audio signal. By way of example, during the first mode of operation, a switch 36 is actuated by
25 control module 34 to select a filter coefficient having a value that results in a relatively fast time response for the integrating filter. This fast filter coefficient may be stored in a memory 38. Conversely, during the second mode of operation, the switch 36 is actuated by control module 34 to select a filter coefficient having a value that results in a relatively slow time response for the integrating filter. The slow filter
30 coefficient may be stored in a memory 40.

Thus, the squelch circuit embodying aspects of the present invention uses a dynamically-switchable integration time to achieve a response time of at least 5-10 msec, which is believed to provide about a factor of four improvement in response time relative to conventional squelch circuits (hereafter called slow squelch (SS)).

5 In one exemplary embodiment, illustrated in FIG. 3, the integrating filter comprises an IIR (Infinite Impulse Response) digital filter, also known in the art as a recursive filter, with an exemplary z-domain transfer function defined as follows:

$$H(z)=(1-a)/(1-a z^{-1})$$

10

For readers who desire background information regarding linear discrete dynamic system analysis and basic properties of the z-transform and applications thereof to digital filters, reference is made to Chapters 2 and 3 of textbook titled "Digital Control of Dynamic Systems" by G. F. Franklin and J. D. Powell,
 15 copyrighted in 1980 by Addison-Wesley publishing Company, Inc. As suggested above, the integrating filter uses a dynamically switchable value for the selectable coefficient (represented by the letter "a") to achieve a fast response for initially determining whether there is a signal on the priority channel and then switching to a filter coefficient value configured to provide a relatively slow response thereafter. In
 20 general, the filter coefficient values are selected to be commensurate with the respective response times (e.g., "slow" and "fast") that appropriately meet the requirements of any given application. As will be readily appreciated by those skilled in the art, the filter coefficient values may vary depending on the specific filter architecture and sampling rate. It will be understood, however, that the present
 25 invention is not limited either to the filter transfer function illustrated above, or to any specific filter coefficients or timing parameters, since such transfer function, coefficients and parameters are meant to be illustrative of one practical design and are not meant to limit the scope of the present invention. Accordingly, in one exemplary embodiment, the respective values for the selectable filter coefficient "a" may be as
 30 follows:

CWCAS-148

$$a = 0.990 \quad (t_0 < t < t_0 + t_s + 10 \text{ msec}) ;$$

$$a = .998 \quad \text{elsewhere}$$

Where t_0 represents the time at which the synthesizer is commanded to start scan of the priority channel (e.g., every 0.25 seconds), and
 5 t_s represents synthesizer settling time. For example, in typical frequency-scanned radio receivers there exists a predictable “turn-on” delay period before the receiver is able to produce a usable signal because the frequency synthesizer of the receiver generally requires a relatively short period of time to “lock-on” to the selected channel. The duration of this
 10 initial turn-on delay (referred above as synthesizer settling time) is usually known or predictable for any given receiver design.

As suggested above, the 0.990 filter coefficient value provides fast squelch response for making an initial determination in about 10 msec and the 0.998 filter coefficient value provides a slower response. The slower filter coefficient provides
 15 squelch robustness in the event fading of the received signal occurs, and would avoid premature withdrawal from the priority channel due to a rapid fade in the received signal.

As suggested above, the integrating filter output is first sampled for a time interval lasting about $t_s + 10$ msec after the synthesizer switches to the priority
 20 channel. During this $t_s + 10$ msec time interval, the audio is muted to reduce “popping” during this transient time interval.

As shown in FIG. 1, a hysteresis threshold device 42 is provided so that if, for example, the first sampled value supplied by the integrating filter is less than a lower threshold value, (e.g., $0.36P$, indicative of a signal with greater than about 12 dB
 25 SINAD, wherein P represents the peak integrating filter output that would occur if a signal is not present) a “signal present” decision is made and the radio will remain on the priority channel. In this case, the audio is unmuted, and the integrating filter output would be sampled at a 24 kHz rate thereafter. That is, the integrating filter would be sampled essentially continuous. The radio terminal will leave the priority
 30 channel the first instance thereafter that the integrating filter output exceeds an upper

CWCAS-148

threshold value (e.g., $0.875P$, indicative of approximately 8 dB SINAD), which indicates that the priority channel signal has either vanished or is at too low a level to support intelligible audio quality. If the first sample supplied by the integrating filter is greater than $0.875P$, the radio terminal would immediately leave the priority

5 channel. This ensures that the squelch will normally spend no more than about 10 msec in determining that there is no signal and requesting release of the priority channel to minimize gaps and annoying transients in the audio.

Based on the foregoing equations, it will be appreciated that the filter coefficient would be essentially instantaneously switched from “fast” to “slow” if the

10 decision is made to stay on the priority channel. In one exemplary embodiment, the 0.990 filter coefficient provides a sufficiently fast integration time to force the integrating filter to provide an output that enables rendering a quick decision on whether to remain on or leave the priority channel. In this exemplary embodiment, the 0.998 filter coefficient would provide a slower time response to better “smooth”

15 momentary fading events and prevent premature exit from the priority channel due to such momentary fading events.

FIG. 2 is a flow diagram illustrating exemplary steps or actions that may occur during operation of a squelch circuit embodying aspects of the present invention. Subsequent to start step 50, step 50 allows performing a priority channel scan. As

20 suggested above, at this point the squelch control signal is set to mute the audio response. Step 54 allows executing integration using the fast filter coefficient. Step 56 allows making an initial determination generally within about 10 msec as to whether an intelligible audio signal is likely to be present. In the event the sampled output (S^*) from the integrating filter exceeds an upper threshold value,

25 ($\hat{a}_2P$) then the receiver would immediately leave the priority channel, as indicated at block 58. However, as indicated at block 60, in the event the sampled output (S^*) from the integrating filter is below a lower threshold value, ($\hat{a}_1P$) then the receiver would remain on the priority channel, and the squelch control signal would be set to unmute the audio response.

In the most general sense, as will be appreciated by those skilled in the art, the exemplary actions that lead to the unmuting action described in the previous sentence represent one exemplary embodiment for controlling the squelch circuit. One alternative embodiment would be to keep the channel muted until some fixed time later (say, 50 msec after the slow integration constant is switched in), and then check the threshold again, whereupon a decision would be made as to whether to unmute the channel. At this point, the value of the selectable filter coefficient would be switched to execute integration with a relatively slower time response. Prior to return step 68, the integrating filter would be sampled at the sampling frequency (e.g., 24 KHz), and blocks 64, 66 and 68 would allow for determining whether to continue or exit the priority channel by comparing the sampled value supplied by the integrating filter relative to the respective hysteresis threshold values as discussed in the context of blocks 56, 58 and 60.

FIGS. 4-6 show respective plots of a faded test signal processed by the integrating filter with a level of -110 dBm and with a 50% on/off duty factor. The dual speed squelch (DSS) for plot illustrated in FIG. 4 is assumed to switch in the fast time constant for 10 msec after each transition from "off to on" or "on to off" and then the slow time constant at all other times. The plots of FIGS. 5 and 6 respectively represent an exemplary slow squelch (SS) and a fast squelch (FS) and use a *single* coefficient value, slow and fast respectively. As can be seen by comparing the plot of FIG. 5 versus the plots of FIGS. 4 and 6, the response time at the transition points where the signal appears and disappears is noticeably longer for the slow squelch (SS) than for the other two situations, however, the SS appropriately smoothes fluctuations. By way of comparison, the FS (FIG. 6) has a much improved response time. However, in the FS there are substantial fluctuations of level when the signal is present, which, if high enough, will cause the squelch to declare that the signal has left and leave the priority channel even though a signal is still present. Thus, it will be appreciated from the plots of FIGS. 4-6 that the dual speed DSS squelch embodying aspects of the present invention achieves the best attributes of both the slow and fast techniques.

CWCAS-148

FIG. 7 shows an exemplary cumulative histogram of the time that it takes the integrating filter output for three types of squelches (DSS, SS or FS) to fall below the lower “signal-present” threshold for a signal level of -110 dBm, assuming that the initial state of the squelch is the worst case value ($>.875P$, “closed”). The median response time for the fast-only and dual-speed squelch is about 5 msec, but is about 30 msec for the slow squelch. The indicated times at which the “first decision” occurs after synthesizer settling for the fast, dual, and slow squelches were established to balance response time versus probability of detection. The speed difference of the slow squelch versus the other two situations is readily apparent.

10 Brief Discussion Regarding Initial State of the Squelch at Channel Switchover

As will be appreciated by those skilled in the art, performance (i.e., probability of detection, probability of falsing, response times) for any particular transition to the priority channel will be influenced by the state of the squelch when it first enters the priority channel. The state of the squelch at any point in time is partially, but not entirely, defined by the particular value in its integrating filter memory when it begins to process new channel data. Due to the hysteresis in the squelch threshold, the initial value in the integrating filter memory does not necessarily define whether the initial squelch state is open or closed. As such, the state of the squelch may be defined a two-element vector (filter_output_value; and open/close_status). There are several possibilities for the initial squelch state at the channel switchover point:

1. If the squelch is continuously free-running for both the non-priority and priority channels, it could be the state from the channel that immediately precedes the switchover.
- 25 2. Use the final state from the last sampling of that particular channel. For example, for the priority channel, this would be the final state of the squelch the last time that channel was visited (nominally .25 seconds ago).
3. A fixed value. For example, to optimize response time for detecting that there is no signal present, the initial lowpass filter value could be forced to, say, P , and the initial open/close status would be “closed”.
- 30

For best stability and response time to both signal present and signal absent, technique 2 above has been shown particularly useful. However, none of the two techniques is precluded since such techniques could be used depending of the requirements of any given application.

5 The present invention can be embodied in the form of computer-implemented processes and apparatus for practicing those processes. The present invention can also be embodied in the form of computer program code containing computer-readable instructions embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, flash memories, EEPROM, or any other computer-readable storage medium, 10 wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of computer program code, for example, whether stored in a storage medium, loaded into and/or executed by a computer, or transmitted over some transmission medium, such as over electrical wiring or cabling, 15 through fiber optics, or via electromagnetic radiation, wherein, when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention. When implemented on a general-purpose computer, the computer program code segments configure the computer to create specific logic circuits or processing modules.

20 While the preferred embodiments of the present invention have been shown and described herein, it will be obvious that such embodiments are provided by way of example only. Numerous variations, changes and substitutions will occur to those of skill in the art without departing from the invention herein.

CLAIMS

1. A squelch circuit comprising:
 - an audio-removal filter coupled to receive an audio signal, the audio-
 - 5 removal filter being a high-pass filter relative to frequency components of the audio signal;
 - an absolute value detector coupled to the audio-removal filter to supply an output signal having a positive polarity regardless of the polarity of the signal supplied by the audio-removal filter;
 - 10 an integrating digital filter coupled to receive the output signal from the absolute value detector and supply a first integrated signal during a first mode of operation of the squelch circuit, and a second integrated signal during a second mode of operation of the squelch circuit, the integrating filter responsive to at least one selectable filter coefficient indicative of an integration response time of the
 - 15 integrating filter; and
 - a control module configured to select a first numerical value for the selectable filter coefficient so that during the first mode of operation of the squelch circuit a first integration response time of the integrating filter is operable so as to enable the control module to determine the power level of the first integrated signal
 - 20 over a predefined time interval relative to respective squelch thresholds, the control module further configured to select a second numerical value for the selectable filter coefficient so that during the second mode of operation subsequent to the first mode of operation a second integration response time of the integrating filter relative to the first integration response time of the integrating filter is operable so
 - 25 as to enable the control module to smooth out power level variations, if any, in the second integrated signal.

2. The squelch circuit of claim 1 wherein the integrating filter comprises a recursive filter having a Z-domain transfer function defined by the following equation,

$$H(z) = \frac{1-a}{1-az^{-1}},$$

5 wherein a is the selectable filter coefficient.

3. A radio receiver configured to operate in a scanning mode including scanning of a priority channel, said radio comprising the squelch circuit of claim 1.

10 4. The radio receiver of claim 3 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected to provide a relatively fast integration time.

15 5. The radio receiver of claim 3 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected to a value appropriate for performing a relatively fast squelch determination over the predefined time interval.

20 6. The radio receiver of claim 3 wherein the respective squelch thresholds comprise a first squelch threshold value for determining the presence of an audio signal likely to be intelligible upon comparison with the integrated signal supplied by the integrating filter, and a second squelch threshold value for determining absence of the audio signal upon comparison with the integrated signal supplied by the integrating filter, and wherein the value of the first threshold value
25 is lower relative to the second threshold value.

7. The radio receiver of claim 6 wherein, when the power level of the integrated signal is below the first threshold value upon completion of the

predefined time interval, the radio receiver remains on the priority channel, and the value of the filter coefficient is switched to provide a relatively slow integration time.

5 8. The radio receiver of claim 7 wherein, when the power level of the integrated signal exceeds the second threshold value upon completion of the predefined time interval, the radio receiver leaves the priority channel until a new priority channel scan is performed.

10 9. A method for squelch control in a radio receiver, the method comprising:

 filtering an audio signal through a high-pass filter relative to frequency components of the audio signal;

 generating an output signal having a positive polarity regardless of the
15 polarity of the signal obtained through the audio filtering action;

 providing a digital integrating filter coupled to receive the positive polarity signal and supply a first integrated signal during a first mode of operation of the squelch circuit and a second integrated signal during a second mode of operation of the squelch circuit, the integrating filter responsive to at least one selectable filter
20 coefficient indicative of an integration response time of the integrating filter;

 selecting a first numerical value for the selectable filter coefficient so that during the first mode of operation a first integration response time of the integrating filter is operable to determine the power level of the first integrated signal over a predefined time interval relative to respective squelch thresholds; and

25 selecting a second numerical value for the selectable filter coefficient so that during the second mode of operation subsequent to the first mode of operation, a second integration response time of the integrating filter is operable to smooth out power level variations, if any, in the second integrated signal.

10. The squelch control method of claim 9 wherein the integrating filter comprises a recursive filter having a Z-domain transfer function defined by the following equation,

$$H(z) = \frac{1-a}{1-az^{-1}},$$

5 wherein a is the selectable filter coefficient.

11. The squelch control method of claim 9 wherein the radio receiver is operable in a scanning mode including scanning of a priority channel.

10 12. The squelch control method of claim 11 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected to provide a relatively fast integration time.

15 13. The squelch control method of claim 11 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected a value appropriate for performing a fast squelch determination over the predefined time interval.

20 14. The squelch control method of claim 11 wherein the respective squelch thresholds comprise a first squelch threshold value for determining the presence of an audio signal likely to be intelligible upon comparison with the integrated signal supplied by the integrating filter, and a second squelch threshold value for determining absence of the audio signal upon comparison with the integrated signal supplied by the integrating filter, and wherein the value of the first
25 threshold value is lower relative to the second threshold value.

15. The squelch control method of claim 14 wherein, when the power level of the integrated signal is below the first threshold value upon completion of

the predefined time interval, the radio receiver remains on the priority channel, and the value of the filter coefficient is switched to provide a relatively slow integration time.

5 16. The squelch control method of claim 15 wherein, when the power level of the integrated signal exceeds the second threshold value upon completion of the predefined time interval, the radio receiver leaves the priority channel until a new priority channel scan is performed.

10 17. A computer-readable medium including instructions causing a computer to control squelch in a radio receiver by:

 filtering an audio signal with a high-pass filter relative to frequency components of the audio signal;

 generating an output signal having a positive polarity regardless of the polarity of the signal obtained through the audio filtering action;

15 configuring a digital integrating filter to receive the positive polarity signal and supply a first integrated signal during a first mode of operation of the squelch circuit, and a second integrated signal during a second mode of operation of the squelch circuit, the integrating filter responsive to at least one selectable filter coefficient indicative of an integration response time of the integrating filter;

20 selecting a first numerical value for the selectable filter coefficient so that during the first mode of operation a first integration response time of the integrating filter is operable to determine the power level of the first integrated signal over a predefined time interval relative to respective squelch thresholds; and

25 selecting a second numerical value for the selectable filter coefficient so that during the second mode of operation subsequent to the first mode of operation, a second integration response time of the integrating filter is operable to smooth out power level variations, if any, in the second integrated signal.

18. The computer-readable medium of claim 17 wherein the integrating filter comprises a recursive filter having a Z-domain transfer function defined by the following equation,

$$H(z) = \frac{1-a}{1-az^{-1}},$$

5 wherein a is the selectable filter coefficient.

19. The computer-readable medium of claim 17 wherein the radio receiver is operable in a scanning mode including scanning of a priority channel.

10 20. The computer-readable medium of claim 19 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected to provide a relatively fast integration time.

15 21. The computer-readable medium of claim 19 wherein, when the radio receiver is commanded to start scan of the priority channel, the value of the filter coefficient is selected to about 0.990 and the value of the predefined time interval is about 10 msec.

20 22. The computer-readable medium of claim 19 wherein the respective squelch thresholds comprise a first squelch threshold value for determining the presence of an audio signal likely to be intelligible upon comparison with the integrated signal supplied by the integrating filter, and a second squelch threshold value for determining absence of the audio signal upon comparison with the integrated signal supplied by the integrating filter, and wherein the value of the first
25 threshold value is lower relative to the second threshold value.

23. The computer-readable medium of claim 22 wherein, when the power level of the integrated signal is below the first threshold value upon

completion of the predefined time interval, the radio receiver remains on the priority channel, and the value of the filter coefficient is switched to provide a relatively slow integration time.

- 5 24. The computer-readable medium of claim 23 wherein, when the power level of the integrated signal exceeds the second threshold value upon completion of the predefined time interval, the radio receiver leaves the priority channel until a new priority channel scan is performed.




FIG. 1




FIG. 3




FIG. 2




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

