(51) International Patent Classification:
H03F 3/30 (2006.01)  H03F 1/30 (2006.01)

(21) International Application Number:
PCT/EP20 15/064809

(22) International Filing Date:
30 June 2015 (30.06.2015)

(25) Filing Language:  English

(26) Publication Language:  English

(30) Priority Data:
141755 13.2  3 July 2014 (03.07.2014)  EP

(71) Applicant:  BANG & OULFSEN A/S [DK/DK]; Peter Bangs Vej 15, Postbox 40, 7600 Struer (DK).

(72) Inventors:  SELMER JENSEN, Jorgen; Bjerregardsparken 58, 7560 Hjern (DK), NORM0LLE RASMUSSEN, Jens; Danmarksgade 33A, 7600 Stuer (DK).

(74) Agent:  EDLUND, Fabian; P.O. Box 11394, 404 28 Goteborg (SE).


Declarations under Rule 4.17:
— as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(1))
Published:
— with international search report (Art. 21(3))

(54) Title:  CLASS AB AMPLIFIER WITH BIAS CONTROL

(57) Abstract:  An amplifier arrangement comprising first and second power amplifiers (T1, T2) having drains connected to positive and negative drive voltages, respectively, and gates connected to an input signal. The arrangement further comprises first and second current sensors (1, 2) for detecting first and second drain currents from the power amplifiers, processing circuitry (3) adapted to identify the smallest drain current, and a feedback control loop (5) and means for driving a bias current dependent on a feedback signal through a resistor connected between the input signal and the gate of an inactive one of the first and second power amplifiers. The control loop will keep the idle current constant in the transistor with the lowest current (the inactive transistor). Thereby, the current running in the transistor which does not deliver current to the load will be fixed at a desired value.

Figure 1
CLASS AB AMPLIFIER WITH BIAS CONTROL

Field of the invention

The present invention relates to an auto bias class AB amplifier.

Background of the invention

In a Class AB amplifier the standing current through both transistors when there is no signal is referred to as idle current. The idle current decreases distortion in the cross-over region (the switch from one amplifier to the other). But the drawback is that it at the same time increases power consumption in the idle state. Another drawback is that the bias current applied to set the idle current has to be adjusted to the temperature.

Various attempts have been made to improve idle power consumption, without sacrificing high fidelity. For example, US 4,077,013 discloses a system where the bias current is adjusted (down) when there is no input.

An attempt to overcome these problems is presented in the article: "Error correction and Non-Switching Power Amplifier Output Stages, by Hawksford, presented at the 102nd AES Convention, March 22-25 1997. With this approach, a high degree of linearity is achieved by current driving the output transistors and using a specific type of output transistors. However, as soon as the output leaves the class A condition the current in the branch not supplying current will turn off completely, i.e. running in pure class B operation.

Attempts have been made to actively monitor and control the bias current of each power transistor, for example US 3,995,228 and US 4,160,216 where the current is monitored by measuring the voltage across the emitter resistance, which causes problems especially when the idle current is small.

A solution is presented in US 4,595,883. In this solution, the transistor which does not provide output will still remain active. This is achieved by a control loop that is misbalanced by the parasitic voltage dependent current of a transistor to keep an idle current running. However, this solution is not robust. The voltage dependent current which is referred to as the "Early
2

"voltage" is parasitic and normally a parameter with huge tolerances. The control circuit with local feedback of the audio signal further means that the audio signal has to pass several transistors before entering the output transistors. This feedback loop establishes a low impedance output at the emitters of the transistors. At this point there are two emitter resistors to measure the idle current. In order to have enough voltage across these transistors the emitter resistors have to be in the range of one Ohm, and the output stage would thus essentially have an output impedance of one Ohm. In a good amplifier, the output impedance must be at least 100 times lower. This can only be achieved by an external feedback control, in which case the one Ohm output resistor in combination with a reactive load may cause a phase shift and oscillation.

General disclosure of the invention

15 The object of the present invention is to provide an alternative solution to prior art solutions, providing a Class AB amplifier with controlled bias exhibiting low distortion and improved linearity.

According to the present invention, this and other objects are achieved by a method for controlling an idle current in an amplifier arrangement having a first and a second power amplifier, a positive voltage connected to a drain of the first power amplifier, a negative voltage connected to a drain of the second power amplifier, and an input signal connected to a gate of each power amplifiers, and wherein a source of the first power amplifier and a source of the second power amplifier are both connected to a load. The method comprises detecting a first drain current from the first power amplifier, detecting a second drain current from the second power amplifier, identifying an idle current as the smallest drain current of the first and second drain currents, comparing the idle current with a pre-set idle current set point, to provide an error signal, supplying the error signal to a bias control loop, to provide a feedback signal, driving a bias current proportional to the feedback signal through a resistor connected between the input signal and the gate of an inactive one of the first and second power amplifiers, the feedback signal
thereby controlling a bias voltage on the gate to ensure that a drain current from the inactive power amplifier is equal to the pre-set idle current.

The objects are also obtained by an amplifier arrangement comprising a first power amplifier having a drain connected to a positive drive voltage and a gate connected to an input signal, a second power amplifier having a drain connected to a negative drive voltage and a gate connected to the input signal, wherein a source of the first power amplifier and a source of the second power amplifier are both connected to a load, a first current sensor detecting a first drain current from the first power amplifier, a second current sensor detecting a second drain current from the second power amplifier, processing circuitry adapted to identify an idle current as the smallest drain current of the first and second drain currents, a comparator for comparing the idle current with a pre-set idle current set point, to provide an error signal, a bias control loop providing a feedback signal based on the error signal, and means for driving a bias current dependent on the feedback signal through a resistor connected between the input signal and the gate of an inactive one of the first and second power amplifiers, so as to ensure that a drain current from the inactive power amplifier is equal to the pre-set idle current.

According to the invention a bias control loop will keep the idle current constant in the transistor with the lowest current (the inactive transistor). Thereby, the current running in the transistor which does not deliver current to the load will be fixed at a desired value. The value is fixed for all operation and signal conditions that might appear, and independent of the values of $V_{in}$, $V_{out}$, output current or a possible inductive load.

According to the invention, audio performance can be maintained with a lower idle current, thus leading to significant reductions in power consumption when idling. Alternatively, improved audio performance can be achieved without increasing the idle current.

Compared to a conventional class AB amplifier, the inactive transistor is still active, why an amplifier according to the present invention may be referred to as a "class ABA" amplifier.

It is noted that the expression "drain" implies that the transistors are MOS transistors. However, the present invention may also be implemented
using bipolar transistors, in which case the collector current is detected, and the bias voltage is applied to the base.

The processing circuitry may be implemented by analogue circuitry or using a digital processor with suitable sampling.

According to a preferred embodiment, the bias current is applied to both transistors. This has a linearizing effect on the amplifier, and it can be shown that the non-linear component is reduced by 50%.

**Brief description of the drawings**

The present invention will be described in more detail with reference to the appended drawings, showing currently preferred embodiments of the invention.

Figure 1 is a schematic block diagram of an amplifier according to an embodiment of the invention.

Figure 2 is a flow chart of a method according to an embodiment of the invention.

Figure 3 is a more detailed circuit diagram of an amplifier of an embodiment of the invention.

Figure 4 is a diagram of output currents of the two branches in the circuit in figure 3.

**Detailed description of currently preferred embodiments**

Figure 1 shows an amplifier arrangement according to an embodiment of the invention with two MOSFET transistors; a top transistor T1 and a bottom transistor T2, delivering voltage $V_{ov}$ to a load RL. The top transistor T1 is connected to a positive drive voltage, and its gate is connected to an input voltage via a resistor R1. The bottom transistor T2 is connected to a negative drive voltage, and its gate is connected to an input voltage via a resistor R2. The drain current in the top transistor T1 is referred to as $i_1$, and the drain current in the bottom transistor T2 is referred to as $i_2$. The drain of each transistor is connected to respective current sensors 1, 2, arranged to detect the two drain currents $i_1, i_2$. 
The arrangement further comprises processing circuitry arranged to rectify the signals from the current sensors 1, 2, and to identify the smallest current of i₁ and i₂. This smallest current, iᵢ, represents the idle current running in the branch which does not deliver current to the output load RL. A bias control loop includes a comparator 4, arranged to compare the value of the smallest current iᵢ with a value representing a desired idle current, iᵢ. The control loop further comprises a loop gain 5 connected to two current sources C₁ and C₂. The current sources are respectively connected to resistors R₁ and R₂.

The operation of the arrangement in figure 1 will now be briefly described with reference to figure 2. First, in step S₁, the two drain currents i₁, i₂ are detected by the current sensors 1, 2, and signals representing the detected currents are supplied to the processing circuitry 3. In step S₂, the smallest current of i₁ and i₂ is identified by the processing circuitry 3. In step S₃, a feedback signal is formed by comparing the identified smallest current, iᵢ, with the desired idle current, and amplifying the resulting error iᵢ by a constant gain A in the loop gain 5. In step S₄, the feedback signal is used to control the current sources C₁ and C₂ to draw a bias current through resistors R₁ and R₂, thereby influencing a bias voltage across the resistors R₁, R₂. The drain current feedback acts as a bias control loop, and ensures that if the smallest drain current of i₁ or i₂ is less than iᵢ, the current through R₁/R₂ will increase until this smallest current becomes equal to iᵢ. This ensures a constant idle current equal to iᵢ through T₁ and T₂ when they are inactive.

In addition, the feedback described above provides a linearizing effect as will be described in the following.

Figure 1 can be seen as a unity gain voltage follower. The relation ideally is \( V_{out} = V_{in} \). The relation between drain current and gate source voltage, on the other hand, is non-linear.

If T₁ and T₂ are perfectly matched, then the gate source voltage \( V_{GS1} = V_{GS2} \) for the same drain current and the same drain-source voltage. For simplicity, R₁ is assumed to be equal to R₂. Under these conditions, the following holds:
1. $V_{out} = V_{in} + i_b \cdot R_1 - V_{GS1}$
2. $V_{out} = V_{in} - i_b \cdot R_1 + V_{GS2} + V_{out} = V_{in} - i_b \cdot R_1 + V_{GS2}$.

where $V_{in}$ is the input signal, $V_{out}$ is the output voltage, $i_b \cdot R_1$ is the bias voltage and $V_{GS}$ is the gate-source voltage. If $V_{in} = 0$ then $V_{out} = 0$ and $V_{GS}$ = $V_{GS1}$ = $V_0 = i_b \cdot R_1$, where $i_b$ is the bias current through $R_1$. In a conventional bias system the voltage difference between $V_{GS}$ and $V_{32}$ is held constant. In figure 1 this would correspond to breaking the control loop and consider the bias current $i_b$ as a constant, so $V_{GS} - V_{GS2} = i_b \cdot \Delta (R_1 + R_1)$. If $V_{in}$ is positive, $T1$ will increase the output current into the load $RL$. This means that $V_{GS}$ will increase by some amount. So we let $V_{GS} = V_0 + \Delta V_{GS} = v_0 + \Delta v_0$, where the added amount depends on un-linear parameters in the transistor. Equation 1 now becomes:

3. $V_{out} = V_{in} + i_b \cdot R_1 - V_{GS} = V_{in} + i_b \cdot R_1 - (V_0 + AV_{GS}) Y_{out} = Y_{in} + i_b \cdot R_1 - V_{GS} = F_{in} + i_b \cdot R_1 - V_{GS}$

In a system according to an embodiment of the invention as illustrated in figure 1, as mentioned, the bias control loop will keep the idle current constant in the branch with the lowest current. Therefore, in this case, when $T1$ is driving the load, the control loop will increase $i_b$ until the desired idle current is obtained through $T2$.

To simplify we choose to omit the very small change in idle current coming from the change in $V_{GS}$, so the current in $T2$ is only dependent on $V_{GS}$. Then the gate-source voltage of $T2$ is unchanged $V_{GS} = V_0$. Equation 1 and 2 becomes:

4. $V_{out} = V_{in} + i_b \cdot R_1 - (V_0 + AV_{GS})$
5. $V_{out} = V_{in} - i_b \cdot R_1 + (V_0 + 0)$

Adding the two equations and dividing by two results in:

6. $\frac{1}{2} V_{st} = \frac{1}{2} - \Delta V_{GS}/2$

The same result appears when the investigation is made on a negative voltage input. Clearly, in an amplifier according to this embodiment of the
invention, the non-linear component is reduced to half the value compared to a conventional system. If we substitute the MOSFET's with a complementary set of bipolar transistors we will find the same improvement in performance.

Figure 3 shows an example of a circuit realization of the schematic diagram in figure 1, with the processing circuitry 3 realized by analogue circuitry. Components in figure 3 corresponding to similar components in figure 1 have been given identical reference labels.

The output transistors T1, T2 are here MOSFET transistors, which are complementary to the common source V<sub>in</sub>. The voltage drop across resistors R1 and R2 forms a bias voltage that generates gate-source voltages from the transistors. C1 and C2 are two current generators which track and input the same current as is drawn out so that the circuit is balanced.

The drain currents of T1 and T2 are measured by the following manner. A diode 11, 12 is provided in the forward direction of each drain. In parallel with the diode is a resistor 13, 14. The resistor 13, 14 has a value which ensures that the voltage drop across the resistor is determined by the desired bias current, and not by the forward voltage of the diode. For example, at 10mA there will be a voltage of about 100mV across resistor 13 which is significantly below the forward voltage of the diode. When the output draws a lot of current, the diode takes over and ensure that the output stage continues to function, only with a diode forward voltage less in the supply voltage.

The voltage drop across resistor 13 is detected by means of transistors T4, T5, and the value is supplied as a current. Similarly for the other branch, where transistors T6 and T7 detect the voltage across resistor 14. In the lower branch, the current signal is reversed by a current mirror 15. The voltage across resistor 16 now represents the current in the lower branch and the voltage across resistor 17 the current of the upper branch.

Using diodes 18 and 19 the lower of the two voltages is found, and this represents the value to be maintained as a constant according to the invention. This signal passes an emitter follower 20 to be subsequently low-pass filtered in order to introduce a loop filter to ensure that the feedback system is stable.
The filtered signal is connected to a differential amplifier 21 including transistors 22, 23. At the base of transistor 23 is provided a DC signal that corresponds to the desired minimum idle current, e.g. one Volt.

The differential amplifier 21 has its output connected to an amplifier 24 including transistors 25, 26, 27, 28. The amplifier is designed to convert the output current from the differential amplifier 21 to the two current generators C1, C2 that provide a voltage drop across R1 and R2.

The circuit also includes a number of RC components which aim to make the system fast and stable. There are also interposed some 1 mohm resistors which are irrelevant to the function. They only serve to provide a measure resistance in the simulation of the circuit.

Figure 4 shows a simulation of the current in the circuit in figure 3, showing the current through the top and bottom transistors T1, T2. It is evident that both output transistors T1, T2 are constantly drawing current, and that a minimum flow of current is maintained at all times, in this case at around 8mA.

The person skilled in the art realizes that the present invention by no means is limited to the preferred embodiments described above. On the contrary, many modifications and variations are possible within the scope of the appended claims. For example, the above description relates to an implementation with MOSFET transistors, but implementations with bipolar transistors are also possible. Further, the details of the circuit implementation may differ from that shown in figure 3, e.g. to include additional filters or feedback control.

The processing circuitry 3, which above has been exemplified with analogue circuitry, can also be implemented by a digital processor. Such implementation would entail suitable sampling, e.g. using 10 bit A/D and D/A converters with a sampling rate of 20 MHz. Possible embodiments include an SAR converter or a flash converter.
CLAIMS

1. An amplifier arrangement comprising:
   a first power amplifier (T1) having a drain connected to a positive drive voltage and a gate connected to an input signal,
   a second power amplifier (T2) having a drain connected to a negative drive voltage and a gate connected to said input signal,
   wherein a source of the first power amplifier and a source of the second power amplifier are both connected to a load (RL),
   a first current sensor (1) detecting a first drain current from said first power amplifier,
   a second current sensor (2) detecting a second drain current from said second power amplifier,
   processing circuitry (3) adapted to identify an idle current as the smallest drain current of said first and second drain currents,
   a comparator (4) for comparing said idle current with a pre-set idle current set point, to provide an error signal,
   a bias control loop (5) providing a feedback signal based on said error signal, and
   means for driving a bias current dependent on said feedback signal through a resistor connected between the input signal and the gate of an inactive one of said first and second power amplifiers, so as to ensure that a drain current from said inactive power amplifier is equal to said pre-set idle current.

2. The arrangement according to claim 1, wherein said means for driving a bias current includes:
   a first current source (C1) connected to drive a bias current dependent on said feedback signal through a first resistor to create a first bias voltage at the gate of said first power amplifier, and
   a second current source (C2) connected to drive a bias current
dependent on said feedback signal through a second resistor to create a second bias voltage at the gate of said second power amplifier.

3. The arrangement according to claim 1, wherein said processing circuitry is realized as an analogue circuit.

4. The arrangement according to claim 1, wherein said processing circuitry comprises a digital processor.

5. A method for controlling an idle current in an amplifier arrangement having a first and a second power amplifier, a positive drive voltage connected to a drain of said first power amplifier, a negative drive voltage connected to a drain of said second power amplifier, and an input signal connected to a gate of each power amplifiers, and wherein a source of the first power amplifier and a source of the second power amplifier are both connected to a load (RL), said method comprising:
   - detecting a first drain current from said first power amplifier,
   - detecting a second drain current from said second power amplifier,
   - identifying an idle current as the smallest drain current of said first and second drain currents,
   - comparing said idle current with a pre-set idle current set point, to provide an error signal,
   - supplying said error signal to a bias control loop, to provide a feedback signal,
   - driving a bias current dependent on said feedback signal through a resistor connected between the input signal and the gate of an inactive one of said first and second power amplifiers,
   - thereby ensuring that a drain current from said inactive power amplifier is equal to said pre-set idle current.

6. The method according to claim 5, further comprising supplying said feedback signal to a current source arranged to drive said bias current.
7. The method according to claim 5, wherein said feedback signal is supplied
   - to a first current source connected to drive a current through a first resistor to create a first bias voltage at a gate of said first power amplifier, and
   - to a second current source connected to drive a current through a second resistor to create a second bias voltage at a gate of said second power amplifier.
Figure 1
Figure 2

- Detect drain currents (S1)
- Identify smallest drain current (S2)
- Create feedback signal (S3)
- Control bias current (S4)
A. CLASSIFICATION OF SUBJECT MATTER

INV. H03F3/30  H03F1/30

According to International Patent Classification (IPC) and both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of database and, where practicable, search terms used)
EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 2 645 565 Al (DIALOG SEMICONDUCTOR GMBH [DE]) 2 October 2013 (2013-10-02)</td>
<td>1-7</td>
</tr>
<tr>
<td></td>
<td>abstract figures 1-6 paragraphs [0018] - [0019], [0022] - [0025], [0038] - [0051]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>claim 1</td>
<td></td>
</tr>
</tbody>
</table>

Date of the actual completion of the international search

24 September 2015

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016

Authorized officer
Mouanda, Thierry

* Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) one or more of which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"Z" document member of the same patent family

Further documents are listed in the continuation of Box C. See patent family annex.

Date of mailing the international search report

02/10/2015
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>-----------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td>EP 2645565</td>
<td>02-10-2013</td>
<td>EP 2645565 AI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2013257535 AI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP H0774551 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5467058 A</td>
</tr>
<tr>
<td>US 2014155126 AI</td>
<td>05-06-2014</td>
<td>DE 102014001467 AI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2014155126 AI</td>
</tr>
</tbody>
</table>