THERMISTOR AND METHOD OF MAKING THE SAME

A method of making a thermistor comprising the steps of making a layer (10) of thermistor-ceramic material comprised substantially of MnO$_2$, NiO, CO$_3$, O$_4$, Al$_2$O$_3$, CuO, or Fe$_2$O$_3$, having upper and lower surfaces. A first dielectric material (12) comprised of low K Al$_2$O$_3$ or the like is placed on the upper and lower surfaces of the layer, and then is cut into a plurality of elongated strips (14). The layer is created by blading a slurry of the ceramic material to create a plurality of uncured sheets; placing the sheets in superimposed position, and then making the monolithic layer (10) from the sheets by applying heat and pressure thereto, and then firing the monolithic layer (10) with heat of increased magnitude. The strips are encapsulated in an envelope (18) of the dielectric material, and terminal connections (20) comprised of silver, Ni, Sn and Pb are imposed thereon. A thermistor chip (14A) or strip (14) comprising an elongated ceramic thermistor body with an outside surface and opposite ends. A dielectric envelope (18) encapsulates the outer surface of the body for the ends and conductive terminal caps (20) are formed on the end of the body. The thermistor is comprised of the materials outlined in the method of making the same.
DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| AT | Austria | ES  | Spain |
| AU | Australia | FI  | Finland |
| BB | Barbados | FR  | France |
| BE | Belgium | GA  | Gabon |
| BF | Burkina Faso | GB  | United Kingdom |
| BG | Bulgaria | GR  | Greece |
| BJ | Benin | HU  | Hungary |
| BR | Brazil | IT  | Italy |
| CA | Canada | JP  | Japan |
| CF | Central African Republic | KP  | Democratic People's Republic of Korea |
| CG | Congo | KR  | Republic of Korea |
| CH | Switzerland | LI  | Liechtenstein |
| CM | Cameroon | LK  | Sri Lanka |
| DE | Germany, Federal Republic of | LU  | Luxembourg |
| DK | Denmark | MC  | Monaco |
| MG | Madagascar | ML  | Mali |
| MR | Mauritania | MW | Malawi |
| NL | Netherlands | NO | Norway |
| RO | Romania | SD | Sudan |
| SE | Sweden | SN | Senegal |
| SU | Soviet Union | TD | Chad |
| TG | Togo | US | United States of America |
BACKGROUND OF THE INVENTION

The present invention relates to a negative temperature coefficient (i.e. "N.T.C.") thermistor for use in temperature measurement, control, and compensation of electronic elements or circuits.

A typical N.T.C. thermistor is shown in U.S. Patent No. 4,786,888. This patent discloses a thermistor element produced through sintering ceramic in the form of a chip. It is sandwiched by a pair of electrodes and enclosed in an envelope made of glass. In this regard, the device only operates to secure or stabilize the thermal or chemical properties of the thermistor element when the thermistor is used for measuring temperature.

A thermistor of the above type has many drawbacks requiring relatively complex production processes, low production capacities, poor yields, and unnecessary diffusive boundary layers. In addition, such thermistor elements require leads which require connections to external devices. This makes difficult the assembly of the thermistor element onto a circuit board.

A less difficult way to build a surface mounted thermistor element which would secure the thermal, chemical and solderability properties would be enve-
oping the thermistor element in a low K dielectric material. This low K dielectric material, which is low fire and acid resistant, would accept silver electrodes that are compatible with nickel, and Sn/Pb plating. This eliminates the need for complex production processes, poor yields, and unnecessary diffusive boundary layers.

Therefore, a principal object of this invention is to provide a surface mount thermistor element that would maintain thermal, chemical, and solderability properties, and which is more reliable.

A further object of this invention is to provide a method of making a thermistor which is economical and efficient, and which will not be detrimental to the resulting product.

A further object of the present invention is to provide a negative temperature coefficient ceramic material that can be plated with nickel and tin (Sn)/lead (Pb) plating for surface mount applications.

A still further object of this invention is to provide a negative temperature coefficient thermistor with production processing steps which has an envelope of low K insulating dielectric for enclosing the thermistor for surface mount applications.
A still further object of the present invention is to provide a thermistor of the above type suitable for soldering directly onto a printed circuit board for surface mount applications.

A still further object of the present invention is to provide a thermistor which is stable in operation at higher operating temperatures for surface mount applications.

A still further object of the present invention is to provide a method of producing thermistors in high volumes and with excellent yields.

These and other objects will be apparent to those skilled in the art.

SUMMARY OF THE INVENTION

The N.T.C. thermistor of this invention comprises: (1) a sintered thermistor ceramic chip, (2) an insulating low K dielectric for enclosing the thermistor chip to be coupled after sintering to the ceramic chip, (3) and a pair of external electrodes, silver plateable, on the exterior surface of the ceramic chip and the insulating low K dielectric. Specifically, the insulating ceramic envelope is made of an oxide or different variety of oxide ceramic materials. Furthermore, the external electrodes are made out of plateable silver.
In a preferred form, a sintered ceramic wafer has a low K $\text{Al}_2\text{O}_3$ or ceramic oxide loaded (sprayable rheology) sprayed onto the top and bottom surfaces of the wafer. The material is dried and fired in a continuous furnace. Specifically, the material dried in an infrared or convection oven and sintered in an infrared or convection furnace. Atmospheric conditions during firing are in either an oxidizing or neutral atmosphere.

Once the low K dielectric has been vitrified onto the N.T.C. ceramic wafer, the wafer is cut into strips or chips. The strips and chips are either sprayed or dipped in a sprayable or dippable rheology to encapsulate the remaining uncovered areas of the strips or chips. The strips or chips are fired in a continuous infrared or convection kiln. Strips are cut into individual ceramic chips.

The above devices in chip form, are dipped in a dippable silver rheology to encapsulate the N.T.C. thermistor chip surfaces which are not encapsulated with a low K dielectric.

The above devices in a negative temperature coefficient thermistor chip form, are then provided with terminals by being plated with a nickel (Ni) barrier, followed by a tin (Sn)/lead (Pb) plating onto the surface of the nickel. The parts with
silver termination are dried in an infrared or convection oven and are fired in a continuous infrared or convection furnace. The silver termination provides a conductive path through the thermistor ceramic chip. The external termination and plating on the thermistor chip will allow the thermistor chip to be mounted directly onto a printed circuit board.

The essence of this invention is to provide a nickel barrier over silver using conventional plating techniques without adversely affecting the thermistor ceramic material and its inherent electrical properties.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view of a ceramic wafer with an insulating dielectric material on the top and bottom surfaces thereof;

Fig. 2 is a perspective view of the ceramic view of Fig. 1 after it has been cut into a plurality of elongated strips;

Fig. 3 is an enlarged scale perspective view of a thermistor ceramic chip material with an insulating dielectric material on the top and bottom surface created by cutting one of the strips of Fig. 2 into shorter increments;
Fig. 4 is a perspective view of one of the strips of Fig. 2 encapsulated within an insulating dielectric material;

Fig. 5 is a perspective view of a sintered thermistor chip encapsulated with an insulating dielectric material and created by cutting the strip of Fig. 4 into shorter increments;

Fig. 6 is a perspective view of the chip of Fig. 5 with end caps thereon and mounted on a circuit board;

Fig. 7 is an enlarged scale sectional view taken on line 7-7 of Fig. 6; and

Fig. 8 is an elongated sectional view taken on line 8-8 of Fig. 6.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Fig. 1 shows a ceramic wafer or layer 10 with dielectric layers 12 affixed to the upper and lower surfaces thereof. The wafer 10 is a negative temperature coefficient ceramic material made from materials such as Mn$_2$O$_3$, NiO, Co$_3$O$_4$, Al$_2$O$_3$, CuO, and Fe$_2$O$_3$. The dielectric layers 12 are comprised of a material such as a low K Al$_2$O$_3$ or ceramic oxide loaded dielectric. A low K Al$_2$O$_3$ or ceramic oxide loaded dielectric is used because they are acid resistant which protects the thermistor wafer 10 from acid during the plating process.
The layer 10 is created by adding $\text{Mn}_2\text{O}_3$, $\text{NiO}$, $\text{Co}_3\text{O}_4$, $\text{Al}_2\text{O}_3$, $\text{CuO}$, or $\text{Fe}_2\text{O}_3$ to a slurry of organic binder, plasticizer, lubricant, solvent and dispersant. Uncured sheets of this material each having a thickness of 100 um are prepared by the conventional doctor blade method. The uncured sheets are stacked together and are made into monolithic form by applying pressures thereto between 3,000 - 30,000 p.s.i., and under temperatures between 30 - 70°C, for a period between 1 second to 9 minutes. The resulting monolithic form, layer 10, is then fired at a rate between 10 - 60°C./hr to a temperature of 1000°C. - 1300°C. for about 1 hour to 42 hours an controlled cool down rate of 20 - 100°C./hr to become a sintered negative coefficient thermistor. With this process, the layer 10 comprises a monolithic sintered thermistor body.

After the layer 10 is so created, the dielectric layers 12 are applied to the top and bottom surfaces thereof with sprayable rheology. Layers 12 comprised of low K $\text{Al}_2\text{O}_3$ or ceramic oxide loaded dielectric are then dried in an infrared or convection oven at a temperature of 75°C.-200°C. for 5 minutes to 1 hour. They are then fired in an infrared or convection furnace to a temperature of 700°C. - 900°C. for 5 minutes to 1 hour. The resulting device of Fig. 1
can then be cut into individual strips 14 or into chips 14A (see Figs. 2 and 3).

The uncoated sides of the strips 14 or chips 14A can then be sprayed or dipped with the same material comprising layers 12 to create dielectric layer 16. After this has been done, the strips 14 or chips 14A units are then fired in an infrared or convection oven to a temperature of 75°C - 200°C for 5 minutes to 1 hour, and then fired in an infrared or convection furnace to a temperature of 700°C - 950°C for 5 minutes to 1 hour. This procedure produces for strips 14 and chips 14A a vitrified dielectric envelope 18 of low K Al₂O₃ or ceramic loaded dielectric on four sides of the thermistor body. Chips 14A can be cut from the elongated strips 14.

Terminal caps 20 are then created on the ends of the strips 14 or the chips 14A. The ends are first dipped in plateable silver termination material 22 so that the ends of the wafer layer 10 are in direct contact therewith. The silver termination material 22 has an undried band width of 45 μm to 800 μm and are prepared by the doctor blade method. After the silver termination 22 has been so applied, the strips 14 or the chips 14A are dried in an infrared or convection oven at a temperature of 100 - 300°C for 5 - 35 minutes. They are then fired in an infrared
or convection furnace at a temperature of 500 -
700°C. for 5 to 25 minutes.

The silver termination material 22 is then plated
with a barrier layer 24 comprised of Ni having a
thickness of 100 - 500 u inches. Layers 25A and 25B
are then imposed on the layer 24 by plating. Layer
25A is comprised of Sn and layer 25B is comprised of
Pb. Layers 25A and 25B have a total thickness of
100 - 500 u inches.

The strip 14 shown in Fig. 4 completely
encapsulated in envelope 18 is identified by the
numeral 26. The completed chip 14A completely encap-
sulated in envelope 18, as shown in Fig. 5, is iden-
tified by the numeral 28. The terminal caps de-
scribed heretofore can be applied to either the
strips 26 or the chips 28.

The completed strips 26 or chips 28 can be
directly soldered to the circuit board 30 as shown in
Fig. 6.

By using the above mentioned materials and
processes, a thermistor is created which has a small-
er variance in resistance and has ideal soldering
characteristics for mounting on printed circuit
boards. This invention enables the production of
thermistors having good quality, stability, and a
higher yield rate.
It is therefore seen that the device and method of this invention achieve all of their stated objectives.
What is claimed is:

1. The method of making a thermistor, comprising, making a layer of thermistor ceramic material having upper and lower surfaces, placing a first dielectric material on said upper and lower surfaces of said layer, cutting said layer into a plurality of elongated strips with dielectric material on the upper and lower surfaces, and with the sides thereof being exposed, placing a second dielectric material on said exposed sides of said strips, wherein said first and second dielectric materials form an envelope, and placing conductive terminals on the ends of said strips.

2. The method of claim 1 wherein said layer is formed from a slurry material comprised substantially of $\text{Mn}_2\text{O}_3$, $\text{NiO}$, $\text{Co}_3\text{O}_4$, $\text{Al}_2\text{O}_3$, $\text{CuO}$, or $\text{Fe}_2\text{O}_3$.

3. The method of claim 2 wherein said slurry is bladed into a plurality of uncured sheets, placing a plurality of sheets in superimposed position, making a monolithic layer from said sheets by applying heat and pressure thereto, and then firing said monolithic layer in heat of increased magnitude.
4. The method of claim 3 wherein said pressure is between 3000 - 30,000 p.s.i., said heat is between 30° - 70°C., for a period of 1 second to 9 minutes.

5. The method of claim 1 wherein said envelope is comprised substantially of low K Al₂O₃.

6. The method of claim 1 wherein said envelope is comprised of ceramic oxide loaded dielectric.

7. The method of claim 1 wherein conductive terminals are placed on the ends of said strips by placing on the ends thereof successive layers of silver, Ni, Sn and Pb.

8. The method of claim 2 wherein conductive terminals are placed on the ends of said strips by placing on the ends thereof successive layers of silver, Ni, Sn and Pb.

9. The method of claims 8 or 9 wherein after each of said layer of silver is applied, said strip is subjected to heat in the range of 100 - 300°C. for 5 - 35 minutes, and then fired at a temperature of 500 - 700°C. for 5 - 25 minutes.
10. A thermistor, comprising, 
an elongated ceramic thermistor body, having an outer 
surface and opposite ends, 
a dielectric envelope encapsulating the outer surface 
of said body, 
and conductive terminal caps on the end of said body 
in contact with the ends of said body, 
said body being comprised substantially of Mn₂O₃, 
NiO, Co₃O₄, Al₂O₃, CuO, and Fe₂O₃.

11. The thermistor of claim 10 wherein said 
dielectric envelope is comprised of a ceramic oxide 
loaded dielectric.

12. The thermistor of claim 11 wherein said 
dielectric envelope is comprised of a low K Al₂O₃.

13. The thermistor of claim 10 wherein terminal means 
are on the ends of said body and are comprised of 
layers of silver, Ni, Sn and Pb.

14. The thermistor of claims 11 or 12 wherein 
terminal means are on the ends of said body and are 
comprised of layers of silver, Ni, Sn and Pb.
INTERNATIONAL SEARCH REPORT

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC-9601C 17/00; G01C 17/06
U.S. CL. 29/33M, 338/22R

II. FIELDS SEARCHED

<table>
<thead>
<tr>
<th>Classification System</th>
<th>Minimum Documentation Searched 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>US</td>
<td>29/33M,411,414,415,527.2,527.6,593,611,613,620</td>
</tr>
<tr>
<td></td>
<td>338/22R,225D,203</td>
</tr>
<tr>
<td></td>
<td>427/126.2,126.4,126.5,284,289,290,423,427,430</td>
</tr>
</tbody>
</table>

Documentation Searched other than Minimum Documentation
to the extent that such Documents are included in the Fields Searched 6

III. DOCUMENTS CONSIDERED TO BE RELEVANT 14

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of Document, 14 with indication, where appropriate, of the relevant passages 17</th>
<th>Relevant to Claim No. 18</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>US, A, 4,434,416 (M. SCHONBERGER) 28 FEBRUARY 1984 (See entire document)</td>
<td>1-14</td>
</tr>
<tr>
<td>Y</td>
<td>US, A, 4,480,376 (B. HAKANSON) 06 NOVEMBER 1984 (See entire document)</td>
<td>1-14</td>
</tr>
<tr>
<td>Y</td>
<td>US, A, 4,531,110 (D. JOHNSTON et al) 23 JULY 1985 (See entire document)</td>
<td>2-14</td>
</tr>
<tr>
<td>Y</td>
<td>US, A, 4,766,409 (H. MANDAI) 23 AUGUST 1988 (See entire document)</td>
<td>1-14</td>
</tr>
<tr>
<td>Y</td>
<td>US, A, 4,786,888 (Y. YONEDA et al) 22 NOVEMBER 1988 (See entire document)</td>
<td>2-14</td>
</tr>
</tbody>
</table>

* Special categories of cited documents: 15
  - "A" document defining the general state of the art which is not considered to be of particular relevance
  - "E" earlier document but published on or after the international filing date
  - "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  - "O" document referring to an oral disclosure, use, exhibition or other means
  - "P" document published prior to the international filing date but later than the priority date claimed
  - "T" later document published after the international filing date which is not considered to be of particular relevance
  - "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step
  - "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
  - "&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search 5
16 AUGUST 1990

Date of Mailing of this International Search Report 5
05 OCT 1990

International Searching Authority 1
ISA/US

Signature of Authorized Officer 59

Form PCT/ISA/210 (second sheet) (May 1986)