

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 May 2003 (08.05.2003)

PCT

(10) International Publication Number
WO 03/038998 A1

(51) International Patent Classification⁷: H03H 11/18

(81) Designated States (*national*): JP, KR.

(21) International Application Number: PCT/US02/32643

(84) Designated States (*regional*): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR).

(22) International Filing Date: 11 October 2002 (11.10.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/021,231 30 October 2001 (30.10.2001) US

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i)) for all designations
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations JP, KR, European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR)
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

(71) Applicant: RAYTHON COMPANY [US/US]; 141 Spring Street, Lexington, MA 02421 (US).

Published:

- with international search report


(72) Inventors: LAMPEN, James; 13 Spruce Road, Medway, MA 02053 (US). PARK, Jaiyong; 138 Bowden Street, #208, Lowell, MA 01852 (US).

(74) Agents: MOFFORD, Donald, F. et al.; Daly, Crowley & Mofford, LLP, Suite 101, 275 Turnpike Street, Canton, MA 02021 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.



(54) Title: COMPACT 180 DEGREE PHASE SHIFTER



WO 03/038998 A1

(57) Abstract: A compact shifter is provided adapted to change the phase of signal fed to the input port of such phase shifter 180 degrees as such signal passes through the phase shifter in response to a logic state change in a binary control signal fed to the circuit.

COMPACT 180 DEGREE PHASE SHIFTER

TECHNICAL FIELD

This invention relates generally to phase shifters and more particularly to compact 180 degree phase shifters.

BACKGROUND

5 As is known in the art, phase shifters have a wide range of applications. For example, one such application is with radio frequency signals where the phase shifter provides a selective phase shift to a signal propagating therethrough. More particularly, as is known in the art, phase shifters are employed in various radio frequency (r.f.) applications such as phased array antenna systems. One type of
10 phase shifter, a passive phase shifter 10 is shown in FIG. 1 and includes passive elements which provide a phase lag and a phase lead network and includes a pair of signal paths provided between an input terminal RF IN and an output terminal RF OUT with the upper one of the signal paths being through a high pass filter 14 to provide phase lead or positive phase shift to a signal and the lower one of the signal
15 paths being through a low pass filter 18 to provide phase lag or negative phase shift to a signal. Typically, a pair of switches 12, 16 are used to couple a signal between the input and output terminals through a selected one of said filter networks. Often, a pair of field effect transistors are arranged to provide active switching elements of each one of said switches. Field effect transistors are employed in these applications
20 because they are easily formed as part of monolithic integrated circuits unlike other types of active switching devices such as pin diodes. Further, with this approach, impedance matching networks (not shown) are generally required at the input and output of each FET. This results in a loss in bandwidth, increased insertion loss and increased complexity and size of the phase shifter circuit.

25 Other types of phase shifters are described in U. S. Patent Nos. 5,148,062 inventor Marc E. Goldfarb issued September 15, 1992 and U. S. Patent No. 4,733,203 inventor Yalcin Ayasil issued March 22, 1988 both assigned to the same assignee as the present invention. While such phase shifters operate satisfactory in many applications, it is desirable that the size of such phase shifters be minimized.

SUMMARY

In accordance with the present invention, a phase shifter is provided for changing the phase of a signal fed thereto. The phase shifter includes a first inductive reactance element and a first capacitive reactance element having one electrode connected to either the input or the output port. The phase shifter includes a first pair of switching elements. A first switching element thereof switches between a conducting state and a non-conductive state when the control signal changes from a first logic state to a second logic state while a second switching element thereof switches between a non-conducting state and a conductive state when the control signal changes from the first logic state to the second logic state. Also provided is a second pair of switching elements. A first switching element thereof switches between a conducting state and a non-conductive state when the control signal changes from a first logic state to a second logic state while a second switching element thereof switches between a non-conducting state and a conductive state when the control signal changes from the first logic state to the second logic state. The phase shifter includes a second inductive reactance element coupled across the first switching element of the first pair of switching elements and a second capacitive reactance element coupled across the second switching element of the second one of the pair of switching elements. The first inductive and first capacitive reactance elements each have a first terminal thereof connected to one of the input and outputs of the circuit. The first inductive reactance has a second terminal thereof connected to a first node and the first capacitive reactance elements has a second terminal thereof connected to a second node. The first switching element of the first pair of switching elements is coupled between the first node and a reference potential and the second switching element of the second pair of switching elements is coupled between the second node and the reference potential. The second switching element of the first pair of switching elements is coupled between the first node and the other one of the input and output ports. The first switching element of the second pair of switching elements is coupled between the second node and said other one of the input and output ports.

In accordance with the invention, a configurable filter is provided. The filter provides high pass filtering between an input port and an output port during a first logic state of a control signal and low pass filtering between the input port and the

output port during the second logic state of the control signal. The filter includes first inductive and first capacitive reactance elements along with second inductive and second capacitive reactance elements. The first inductive reactance element and the second capacitive reactance element are connected to a first node and the first
5 capacitive reactance element and the second inductive reactance element are connected to a first node. A switching network is provided. The switching network includes: a first switching element for coupling the first inductive reactance element between the input port and the output port in response to the first logic state of the control signal and for de-coupling the first inductive reactance element from
10 between the input port and the output port in response to the second logic state of the control signal;
a second switching element for coupling the first capacitive reactance element between the input port and the output port in response to the second logic state of the control signal and for de-coupling the first capacitive reactance element from
15 between the input port and the output port in response to the first logic state of the control signal; a third switching element for coupling the second capacitive reactance element between the first node and a reference potential during the second logic state of the control signal and for shunting the second capacitive reactance element to couple the first node to the reference potential during the first logic state
20 of the control signal; and a fourth switching element for coupling the second inductive reactance element between the second node and the reference potential during the first logic state of the control signal and for shunting the second inductive reactance element to couple the second node to the reference potential during the second logic state of the control signal.

25 With such arrangements, a compact phase shifter is provided adapted to change the phase of a signal fed to the input port of such phase shifter 180 degrees as such signal passes through the phase shifter in response to a logic state change in a binary control signal fed to the circuit.

30 The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a schematic diagram of a reconfigurable filter in accordance with the PRIOR ART;

FIG. 2 is a schematic diagram of a reconfigurable filter in accordance with
5 the present invention;

FIG. 3 is an equivalent circuit of the filter of FIG. 2;

FIG. 4A is a schematic diagram of the filter of FIG. 2 when such filter is configured as a high pass filter;

FIG. 4B is a schematic diagram of the filter of FIG. 2 when such filter is
10 configured as a low pass filter;

FIG. 5 is a schematic diagram of a reconfigurable filter in accordance with another embodiment of the invention;

FIG. 6 is a schematic diagram of a reconfigurable filter in accordance with another embodiment of the invention; and

FIG. 7 is a schematic diagram of a reconfigurable filter in accordance with
15 another embodiment of the invention.

Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

Referring now to FIG. 2, a phase shifter 20 is shown for changing the phase
20 of a signal 180 degrees as such signal passes through the circuit 20 from input port 22 to an output port 24 in response to a logic state change in a binary control signal fed to the circuit on line 26 switches logic state.

The phase shifter 20 includes a first inductive reactance element L1, here for example an inductor or a length of transmission line, and a first capacitive reactance
25 element C1. The first inductive reactance element L1 and the first capacitive reactance element C1 have one electrode connected to the input port 22 of the circuit 20. In the circuit 20' shown in FIG. 5, the inductive reactance element L1 and the capacitive reactance element C1 have one electrode connected to the output port 24 of the circuit 20.

In both circuits 20, 20', the phase shifter includes a first pair of switching
30 elements F1, F3, here field effect transistors. The signal fed to the phase shifter 20 is an r.f. signal. The circuit shown in FIG. 2 is the a-c equivalent circuit it being

understood that proper dc biasing circuitry not shown would be included for the field effect transistors used in the circuit 20, 20'.

5 A first switching element of the first pair of switching elements, here for example a field effect transistor switch F3 switches between a conducting state and a non-conductive state when the control signal changes from a first logic state here a logic 1 to a second logic state here a logic 0 while, because of inverter 27, a second switching element of the first pair of switching elements, here a field effect transistor switch F1 switches between a non-conducting state and a conductive state when the control signal changes from the first logic state to the second logic state.

10 Also provided is a second pair of switching elements F2, F4. A first switching element thereof, here a field effect transistor switch F2, switches between a conducting state and a non-conductive state when the control signal changes from the first logic state to the second logic state while, because of inverter 27, a second switching element thereof, here a field effect transistor switch F4, switches between
15 a non-conducting state and a conductive state when the control signal changes from the first logic state to the second logic state.

Thus, during the first logic state of the control signal on line 26, switches F1 and F4 are open or non-conducting while switches F2 and F3 are closed or
20 conducting. During the second logic state of the control signal on line 26, switches F2 and F3 are open or non-conducting while switches F1 and F4 are closed or conducting.

The phase shifter includes a second inductive reactance element L2, here, for example, an inductor or length of transmission line, coupled across the second
25 switching element F4 of the second pair of switching elements and a second capacitive reactance element C2 coupled across the first switching element F3 of the first one of the pair of switching elements. The first inductive L1 and first capacitive reactance elements C1 each have a first terminal thereof connected to the input port 22 in circuit 20 (FIG. 2) and the output port 24 in circuit 20' (FIG. 3). The first inductive reactance L1 has a second terminal thereof connected to a first node
30 N1 and the first capacitive reactance element C1 has a second terminal thereof connected to a second node N2. The first switching element F3 of the first pair of switching elements is coupled between the first node N1 and a reference potential, here ac ground and the second switching element F4 of the second pair of switching

elements is coupled between the second node N2 and the reference potential, here ac ground, as shown.

The second switching element F1 of the first pair of switching elements is coupled between the first node N1 and the output port 24 for circuit 20 (FIG. 2) and the input port 22 for circuit 20' (FIG. 5). The first switching element F2 of the second pair of switching elements is coupled between the second node N2 and the output port 24 for circuit 20 (FIG. 2) and the input port 22 for circuit 20' (FIG. 5).

As noted above, during the first logic state of the control signal on line 26, switches F1 and F4 are open or non-conducting while switches F2 and F3 are closed or conducting. During the second logic state of the control signal on line 26, switches F2 and F3 are closed or conducting while switches F1 and F4 are open or non-conducting. This, during the first logic state of such control signal the filters 20, 22' provide the high-pass filter structure shown in FIG. 4A while during the second logic state of such control signal, the filters 20, 22' provide the low-pass filter structure shown in FIG. 4B. Further, the phase shift of the r.f. signal fed to the input port 22 will change 180 degrees as the control signal on line 26 switches logic state.

Thus, from the above, and referring also to FIG. 3, a reconfigurable filter 20, 20' is provided. The filter 20, 20' provides high pass filtering between the input port 22 and the output port 24 during a first logic state of the control signal on line 26 and low pass filtering between the input port 22 and the output port 24 during the second logic state of the control signal on line 26. The filter 20, 20' includes first inductive and first capacitive reactance elements L1, C1, respectively, along with second inductive and second capacitive reactance elements L2, C2, respectively. The first inductive reactance element L1 and the second capacitive reactance element C2 are connected to the first node N1 and the first capacitive reactance element C1 and the second inductive reactance element L2 are connected to the second node N2. A switching network includes: a first switching element F1 for coupling the first inductive reactance element L1 between the input port 22 and the output port 24 in response to the first logic state of the control signal on line 26 and for de-coupling the first inductive reactance element L1 from between the input port 22 and the output port 24 in response to the second logic state of the control signal on line 26. A second switching element F2 is provided for coupling the first capacitive reactance element C1 between the input port 22 and the output port 24 in

response to the second logic state of the control signal on line 26 and for de-coupling the first capacitive reactance element C1 from between the input port 22 and the output port 24 in response to the first logic state of the control signal on line 26. A third switching element F3 is provided for coupling the second capacitive reactance element C2 between the first node N1 and a reference potential, here ac ground, during the second logic state of the control signal on line 26 and for shunting (i.e., short circuiting) the second capacitive reactance element C2 to couple the first node N1 to the reference potential during the first logic state of the control signal on line 26. A fourth switching element F4 is provided for coupling the second inductive reactance element L2 between the second node N2 and the reference potential during the first logic state of the control signal on line 26 and for shunting (i.e., short circuiting) the second inductive reactance element L2 to couple the second node N2 to the reference potential during the second logic state of the control signal on line 26..

Referring now to FIG. 6, a reconfigurable phase shifter 20" according to the invention is shown. Here, instead of having a separate capacitor for the second capacitive reactance element C2 such second reactance element C2 (shown in phantom, i.e., dotted) is provided by the inherent capacitance between the source and drain electrodes of the field effect transistor providing the third switching element F3. Here, the periphery of the transistor is selected to provide the same non-conducting condition capacitance as the capacitor C2.

Referring now to FIG. 7, a reconfigurable phase shifter 20'" according to the invention is shown. Here, capacitors C3, C4 and C5 are provided as shown where additional tuning capability is desired and/or to float the field effect transistor source and drains at voltages other than ground thereby permitting a greater choice of field effect transistor gate control voltages.

A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, other switching elements than field effect transistors may be used, such as for example PHEMT devices. Accordingly, other embodiments are within the scope of the following claims.

WHAT IS CLAIMED IS:

- 1 1. A phase shifter for changing the phase of a signal fed to an input port of such
2 circuit 180 degrees as such signal passes through the circuit to an output port in
3 response to a logic state change in a binary control signal fed to the circuit, such
4 circuit comprising:
- 5 a first inductive reactance element;
 - 6 a first capacitive reactance element;
 - 7 a first pair of switching elements, a first switching element of such first pair
8 switching between a conducting state and a non-conductive state when the
9 control signal changes from a first logic state to a second logic state while a
10 second switching element of such first pair of switching elements switches
11 between a non-conducting state and a conductive state when the control signal
12 changes from the first logic state to the second logic state;
 - 13 a second pair of switching elements, a first switching element of such second
14 pair switching between a conducting state and a non-conductive state when the
15 control signal changes from a first logic state to a second logic state while a
16 second switching element of such second pair of switching elements switches
17 between a non-conducting state and a conductive state when the control signal
18 changes from the first logic state to the second logic state;
 - 19 a second inductive reactance element coupled across the first switching
20 element of the first pair of switching elements;
 - 21 a second capacitive reactance element coupled across the second switching
22 element of the second one of the pair of switching elements;
 - 23 wherein the first inductive and first capacitive reactance elements each have
24 a first terminal thereof connected to one of the input and output ports of the
25 circuit, the first inductive reactance element has a second terminal thereof
26 connected to a first node and the first capacitive reactance element has a second
27 terminal thereof connected to a second node; and
 - 28 wherein the first switching element of the first pair of switching elements is
29 coupled between the first node and a reference potential;
 - 30 wherein the second switching element of the second pair of switching
31 elements is coupled between the second node and the reference potential;

32 wherein the second switching element of the first pair of switching elements
33 is coupled between the first node and the other one of the input and output ports;
34 and

35 wherein the first switching element of the second pair of switching elements
36 is coupled between the second node and said other one of the input and output
37 ports.

1

1 2. A configurable filter, such filter providing high pass filtering between an input
2 port and an output port during a first logic state of a control signal and low pass
3 filtering between the input port and the output port during the second logic state
4 of the control signal, such filter comprising:

5 a first inductive reactance element;

6 a first capacitive reactance element;

7 a second inductive reactance element;

8 a second capacitive reactance element;

9 wherein the first inductive reactance element and the second capacitive
10 reactance element are connected to a first node and the first capacitive reactance
11 element and the second inductive reactance element are connected to a first
12 node;

13 a switching network comprising:

14 a first switching element for coupling the first inductive reactance
15 element between the input port and the output port in response to the first
16 logic state of the control signal and for de-coupling the first inductive
17 reactance element from between the input port and the output port in
18 response to the second logic state of the control signal;

19 a second switching element for coupling the first capacitive reactance
20 element between the input port and the output port in response to the second
21 logic state of the control signal and for de-coupling the first capacitive
22 reactance element from between the input port and the output port in
23 response to the first logic state of the control signal;

24 a third switching element for coupling the second capacitive
25 reactance element between the first node and a reference potential during the
26 second logic state of the control signal and for shunting the second capacitive

27 reactance element to couple the first node to the reference potential during
28 the first logic state of the control signal;

29 a fourth switching element for coupling the second inductive
30 reactance element between the second node and the reference potential
31 during the first logic state of the control signal and for shunting the second
32 inductive reactance element to couple the second node to the reference
33 potential during the second logic state of the control signal.

1

1 3. The configurable filter recited in claim 2 wherein the switching elements are
2 transistors .

1

1 4. The filter recited in claim 1 wherein the switching elements are transistors .

1

1 5. The filter recited in claim 3 wherein the transistors are field effect transistors.

1

1 6. The filter recited in claim 4 wherein the transistors are field effect transistors.

1

1 7. The filter recited in claim 3 wherein the second one of the capacitive reactance
2 elements is provided by an inherent capacitive reactance within the one of the
3 transistors providing the third one of the switching elements.

1

1 8. The filter recited in claim 7 wherein the transistors are field effect transistors.

1

1 9. The filter recited in claim 7 including a first additional capacitor serially coupled
2 between the third switching transistor and the reference potential.

1

1 10. The filter recited in claim 7 including a first additional capacitor serially
2 coupled between the fourth switching transistor and the reference potential.

1

1 11. The filter recited in claim 7 including a first additional capacitor serially coupled
2 between the second inductive reactance element and the reference potential.

1

1 12. The filter recited in claim 11 including a second capacitive reactance element
2 serially coupled between the third switch transistor and the reference potential.

1

1 13. The filter recited in claim 12 including third additional capacitive reactance
2 element serially coupled between the fourth switching transistor and the
3 reference potential.




FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

Int. Application No

PCT/US 02/32643

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H03H11/18

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03H

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 733 203 A (AYASLI YALCIN) 22 March 1988 (1988-03-22) cited in the application the whole document	1-6,8
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) & JP 11 205086 A (MITSUBISHI ELECTRIC CORP), 30 July 1999 (1999-07-30) cited in the application abstract	1-4

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
16 December 2002	23/12/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Coppieters, C

INTERNATIONAL SEARCH REPORT

Int nal Application No

PCT/US 02/32643

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>GOLDFARB M E: "A NOVEL DESIGN FOR A MMIC 180 DEGREE PHASE SHIFTER" PROCEEDINGS OF THE MICROWAVE AND MILLIMETER WAVE MONOLITHIC CIRCUITS SYMPOSIUM. ALBUQUERQUE, JUNE 1 -3, 1992, IEEE MICROWAVE AND MILLIMETER-WAVE MONOLITHIC CIRCUITS SYMPOSIUM. MMWMC, NEW YORK, IEEE, US, 1 June 1992 (1992-06-01), pages 141-143, XP000343051 the whole document -----</p>	1-6,8

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/32643

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4733203	A	22-03-1988	NONE
JP 11205086	A	30-07-1999	NONE