



(51) International Patent Classification:

H03F 1/30 (2006.01) *H03F 3/21* (2006.01)
H03F 3/193 (2006.01) *H03G 1/00* (2006.01)
H03F 3/72 (2006.01) *H03G 3/00* (2006.01)
H03F 3/24 (2006.01) *H03F 1/22* (2006.01)

(21) International Application Number:

PCT/US2015/055369

(22) International Filing Date:

13 October 2015 (13.10.2015)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

14/518,967 20 October 2014 (20.10.2014) US

(71) Applicant: **QUALCOMM INCORPORATED** [US/US];
 ATTN: International IP Administration, 5775 Morehouse
 Drive, San Diego, California 92121-1714 (US).

(72) Inventors: **SCUDERI, Antonino**; 5775 Morehouse Drive,
 San Diego, California 92121-1714 (US). **HADJICHRIS-**
TOS, Aristotele; 5775 Morehouse Drive, San Diego, Cali-
 fornia 92121-1714 (US).

(74) Agent: **WALSH, Chad R.**; Fountainhead Law Group P.C.,
 900 Lafayette St., Suite 301, Santa Clara, California 95050
 (US).

(81) Designated States (unless otherwise indicated, for every
 kind of national protection available): AE, AG, AL, AM,
 AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
 BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
 DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
 HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,
 KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
 MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
 PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
 SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
 TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
 kind of regional protection available): ARIPO (BW, GH,
 GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ,
 TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,
 TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,
 DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
 LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
 SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
 GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a
 patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the
 earlier application (Rule 4.17(iii))

[Continued on next page]

(54) Title: CIRCUITS AND METHODS FOR REDUCING SUPPLY SENSITIVITY IN A POWER AMPLIFIER




Fig. 1

(57) Abstract: In one embodiment, the present disclosure includes a circuit comprising a first power amplifier stage having an input to receive an input signal, an output coupled to an output node, the first power amplifier stage receiving a time-varying power supply voltage. The circuit further includes a second power amplifier stage configured in parallel with the first power amplifier stage having an input to receive the input signal, an output coupled to the output node, the second power amplifier stage receiving the time-varying power supply voltage. A first gain of the first power amplifier stage decreases when the power supply voltage is in a first low voltage range, and a second gain of the second power amplifier stage compensates for the decreasing gain of the first power amplifier stage in the first low voltage range.



Published:

— *with international search report (Art. 21(3))*

CIRCUITS AND METHODS FOR REDUCING SUPPLY SENSITIVITY IN A POWER AMPLIFIER

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to United States Patent Application Number 14/518,967 filed October 20, 2014, the content of which is incorporated herein by reference in its entirety for all purposes.

BACKGROUND

[0002] The present disclosure relates to power amplifier circuits and methods, and in particular, to circuits and methods for reducing supply sensitivity in a power amplifier.

[0003] A power amplifier is a type of electronic amplifier used to convert a low-power signal, such as a radio-frequency (RF) signal, into a larger signal of significant power, typically for driving a load such as an antenna of a transmitter.

[0004] One common application of power amplifiers is in wireless systems. Wireless systems typically include a transmitter and receiver coupled to an antenna to send and receive RF signals. Generally, a baseband system generates a digital signal that includes encoded information (data), and the digital signal is converted to an analog signal for transmission. The analog signal is processed and typically modulated (up converted) to an RF carrier frequency. After up conversion, the RF signal is coupled to an antenna through a power amplifier. The power amplifier increases the signal power so that the RF signal can communicate with a remote system, such as a base station, for example.

[0005] Wireless systems require power amplifiers with appropriate gain for amplifying RF signals for transmission with high efficiency. In some applications, power amplifier efficiency may be improved by changing the power supply voltage, V_{dd} , provided to the power amplifier as the envelope of the RF signal to be transmitted changes. However, changing the power supply voltage also changes the characteristics and behavior of the circuitry inside the power amplifier. Existing solutions for reducing these deleterious effects while maintaining high efficiency are not optimal for meeting the increasing demands of the electronics industry.

SUMMARY

[0006] The present disclosure includes circuits and methods for reducing supply sensitivity in a power amplifier. In one embodiment, the present disclosure includes a circuit comprising a first power amplifier stage having an input to receive an input signal, an output coupled to an output node, the first power amplifier stage receiving a time-varying power supply voltage and a second power amplifier stage configured in parallel with the first power amplifier stage having an input to receive the input signal, an output coupled to the output node, the second power amplifier stage receiving the time-varying power supply voltage, where a first gain of the first power amplifier stage decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the second power amplifier stage compensates for the decreasing gain of the first power amplifier stage in the first low voltage range.

[0007] In one embodiment, the first power amplifier stage comprises a first transistor, the first transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through the output node, and wherein the second power amplifier stage comprises a second transistor, the second transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through one or more stacked transistors and the output node.

[0008] In one embodiment, the first transistor is first device type and the second transistor is a second device type.

[0009] In one embodiment, the first transistor and the second transistor are coupled to different gate bias voltages.

[0010] In one embodiment, the first transistor and the second transistor are coupled to the same gate bias voltage.

[0011] In one embodiment, the one or more stacked transistors are two transistors configured in cascode.

[0012] In one embodiment, the second transistor comprises a plurality of segments, and wherein a different number of segments are activated based on the power supply voltage.

[0013] In one embodiment, the one or more of the segments comprise a source, a gate, and drain, a first switch coupled between the gate and a reference voltage, and a second switch coupled to the gate.

[0014] In one embodiment, the drains of the segments are coupled together, the sources of the segments are coupled together, and wherein when a segment is activated the first switch on a particular segment is opened and the second switch is closed to turn on the particular segment, and wherein when the segment is not activated the first switch is closed and the second switch is opened to turn off the particular segment.

[0015] In one embodiment, the first power amplifier stage comprises a first high voltage transistor, the first high voltage transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through the output node, and wherein the second power amplifier stage comprises a second standard transistor, the second standard transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through at least one high voltage transistor and the output node.

[0016] In another embodiment, the present disclosure includes a method comprising receiving an input signal in a first power amplifier stage, and in accordance therewith, producing an output signal on an output node, the first power amplifier stage receiving a time-varying power supply voltage, and receiving the input signal in a second power amplifier stage configured in parallel with the first power amplifier stage, and in accordance therewith, producing the output signal on the output node, the second power amplifier stage receiving the time-varying power supply voltage, where a first gain of the first power amplifier stage decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the second power amplifier stage compensates for the decreasing gain of the first power amplifier stage in the first low voltage range.

[0017] In another embodiment, the present disclosure includes a circuit comprising first power amplifier means having an input to receive an input signal, an output coupled to an output node, the first power amplifier stage receiving a time-varying power supply voltage, and second power amplifier means configured in parallel with the first power amplifier means having an input to receive the input signal, an output

coupled to the output node, the second power amplifier stage receiving the time-varying power supply voltage, wherein a first gain of the first power amplifier means decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the second power amplifier means compensates for the decreasing gain of the first power amplifier means in the first low voltage range.

[0018] The following detailed description and accompanying drawings provide a better understanding of the nature and advantages of the present disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] Fig. 1 illustrates a power amplifier circuit according to one embodiment.

[0020] Fig. 2 illustrates an example power amplifier circuit according to another embodiment.

[0021] Fig. 3 illustrates a power amplifier circuit with separate stage biasing according to one embodiment.

[0022] Fig. 4 illustrates a power amplifier circuit with common stage biasing according to one embodiment.

[0023] Fig. 5 illustrates an example power amplifier circuit with a segmented transistor according to another embodiment.

[0024] Fig. 6 illustrates a wireless communication device according to an embodiment.

DETAILED DESCRIPTION

[0025] The present disclosure pertains to power amplifier circuits. In the following description, for purposes of explanation, numerous examples and specific details are set forth in order to provide a thorough understanding of the present disclosure. It will be evident, however, to one skilled in the art that the present disclosure as expressed in the claims may include some or all of the features in these examples alone or in combination with other features described below, and may further include modifications and equivalents of the features and concepts described herein.

[0026] Fig. 1 illustrates a power amplifier circuit 100 according to one embodiment. Embodiments of the present disclosure include a power amplifier circuit including two stages working in parallel that receive a time-varying power supply voltage, $V_{dd}(t)$. A time-varying power supply voltage is a power supply voltage, V_{dd} , that changes over time to different voltage levels. Example applications where the power supply voltage varies with time include envelope tracking and average power tracking applications in a wireless transmitter, for example.

[0027] Power amplifier circuit 100 includes a first power amplifier stage 101 having an input to receive an input signal V_{in} through circuit Z_a 110 and an output coupled to an output node 199 to produce an output signal, V_o . The first power amplifier stage 101 receives a time-varying power supply voltage, $V_{dd}(t)$. Stage 101 may be configured with circuits that are very efficient but have a high sensitivity to power supply voltage. For example, a gain of the first power amplifier stage 101 may decrease when the power supply voltage is in a first low voltage range (e.g., as $V_{dd}(t)$ drops in value). Because stage 101 may be sensitive to changes in V_{dd} , stage 101 may be referred to as a high sensitivity (“HS”) stage, for example.

[0028] Features and advantages of the present disclosure include a second power amplifier stage 102 in parallel with the first power amplifier stage 101 to compensate for changes in gain in the first stage 101 caused by changes in $V_{dd}(t)$. Second power amplifier stage 102 is configured in parallel with the first power amplifier stage 101 and has an input to receive the input signal V_{in} through circuit Z_b 111 and an output coupled to the output node 199 to produce output signal V_o . Circuits Z_a and Z_b may be scaled decoupling and/or matching components or shorts as described in examples below, for example. The output signal may be an output voltage coupled to an antenna 160 through a matching circuit 150, for example. Second power amplifier stage 102 also receives the time-varying power supply voltage, $V_{dd}(t)$. In this example, the outputs of stage 101 and 102 are coupled together at node 199 in a shunt configuration. As mentioned above, the gain of the first power amplifier stage 101 decreases when the power supply voltage is in a first low voltage range. Embodiments of the present disclosure include a second stage 102 where a gain of the second power amplifier stage 102 compensates for the decreasing gain of the first power amplifier stage 101 in the first low voltage range. Accordingly, in some example embodiments the second stage

102 and first stage 101 may work together to maintain a composite gain of the first power amplifier stage 101 and the second power amplifier stage 102 approximately constant over the first low voltage range.

[0029] Fig. 2 illustrates an example power amplifier circuit according to another embodiment. In this illustrative example, a first power amplifier stage comprises a first transistor 201. Transistor 201 includes a control terminal (e.g., a gate) coupled to receive the input signal V_{in} , a first terminal (e.g., a drain) coupled to a time-varying power supply voltage $V_{dd}(t)$ through an output node 299, and a second terminal (e.g., a source) which in this case is coupled to ground. A second power amplifier stage comprises a second transistor 202. Transistor 202 has a control terminal (e.g., a gate) coupled to receive the input signal V_{in} , a first terminal (e.g., a drain) coupled to the power supply voltage $V_{dd}(t)$ through one or more cascode transistors and the output node 299. Input signal V_{in} is coupled to the inputs of transistors 201 and 202 through bias and/or coupling circuits 206, which in some embodiments may be coupled to the power supply voltage, for example. In this example, the second stage uses two cascode (stacked) transistors 203 and 204. A bias circuit 220 generates bias voltages to the gates of transistors 203 and 204 to set the bias points on each device. In some embodiments, bias circuit 220 may be coupled to the power supply voltage so that the bias on transistors 203 and 204 changes with V_{dd} , for example. In this example, the output of the first stage is taken at the drain of transistor 201 and the output of the second stage is taken at the drain of cascode transistor 204, which are both coupled to output node 299 to produce an output signal V_o . Node 299 is coupled to the power supply voltage $V_{dd}(t)$ through an RF choke (RFC) 205, such as an inductor, for example.

[0030] In some embodiments, transistor 201 is a first device type and transistor 202 is a second device type. For example, transistor 201 may be a high voltage MOS (HVMOS) device and transistor 202 may be a different device available on a particular process (e.g., such as a standard MOS device and not an HVMOS device). HVMOS devices may be specially designed transistors capable of withstanding higher voltages than standard transistors available on a fabrication process while still being capable of operating at very high speeds required for high frequency RF power amplifier applications, for example. However, HVMOS transistor devices may experience a drop in gain as the power supply voltage decreases. In contrast, a cascode stage comprising

transistors 202-204 may be less sensitive to decreases in V_{dd} because the bias voltage provided to cascode transistor 203 is transferred to the source of transistor 203 and drain of transistor 202, which reduces the effects of a decreasing power supply voltage on the drain of transistor 202. Accordingly, amplification through transistors 202-204 compensates for a decreasing gain of transistor 201 across a first low voltage range as the power supply decreases. However, amplification using transistor 202 and cascode devices 203-204 may be less efficient because of resistive losses in devices 203-204 between the drain of transistor 201 and node 299. Advantageously, the first stage (device 201) provides high efficiency amplification at high power supply voltages and, when the gain of the first stage decreases at low power supply voltages, the second stage (devices 202-204) gain compensates for the reduction in gain in the first stage. In some embodiments, cascode transistors 203 and 204 may be replaced with a single HVMOS transistor device, for example, capable of withstanding high voltage and able to operate efficiently at very high frequencies, for example. Transistor 202 may be another device available on the fabrication process, for example, and not an HVMOS device. It is to be understood that while two stacked devices 203 and 204 are shown in this example, a different number of stacked devices could also be used depending on the power supply voltage and the breakdown voltage of the stacked devices. For example, in another example embodiment, three (3) stacked devices may be used. In this example, HVMOS device 201 is denoted using darker shading between the drain and the gate of the symbol for the transistor. Further, an arrow through transistor 202 indicates that in some example embodiments, transistor 202 may comprise a plurality of segments. A transistor segment is a term known in the art, and typically refers to a transistor that is segmented by sub-dividing one transistor structure (or layout geometry) into separate device elements (in whole or in part). As described in more detail below, a different number of segments of transistor 202 may be activated based on the power supply voltage to change the size of transistor 202, for example.

[0031] Fig. 3 illustrates a power amplifier circuit with separate stage biasing according to one embodiment. In this example, a first stage HVMOS transistor 301 has a gate coupled to V_{in} through capacitor 306, a source coupled to ground, and a drain coupled to output node 399. A second stage transistor 302 has a gate coupled to V_{in} through capacitor 307, a source coupled to ground, and a drain coupled to node 399 through cascode transistors 303 and 304. Cascode transistors 303 and 304 receive bias

voltages from bias circuit 320, which is coupled to power supply voltage $V_{dd}(t)$ to adjust the bias on transistor 303 and 304 as V_{dd} changes, for example. Output node 399 is coupled to power supply voltage $V_{dd}(t)$ and provides an output signal V_o to an antenna, for example.

[0032] In this example, transistor 301 and transistor 302 receive different gate bias voltages. The gate of transistor 301 is coupled to a first high voltage bias circuit (HV_Bias) 322 and the gate of transistor 302 is coupled to an auxiliary bias circuit (Aux_Bias) 323. HV_Bias 322 and Aux_Bias 323 may be configured to produce voltages to set the bias points on transistors 301 and 302, respectively, to optimize performance (e.g., gain, linearity) of the combined stages to operate efficiently across the full range of power supply voltages, for example. In this example, a shaper circuit 321 may have an input coupled to the power supply voltage and outputs coupled to HV_Bias 322 and Aux_Bias 323 to independently modify each bias voltage at the input of transistors 301 and 302 based on the level of V_{dd} , for example.

[0033] Fig. 4 illustrates a power amplifier circuit with common stage biasing according to one embodiment. In this example, first stage transistor 401 has a gate coupled to V_{in} , a source coupled to ground, and a drain coupled to node 499 (V_o). Second stage transistor 402 has a gate coupled to V_{in} , a source coupled to ground, and a drain coupled to node 499 (V_o) through cascode transistors 403 and 404. Cascode transistors 403 and 404 are biased by bias circuit 420, which may adjust the biasing based on V_{dd} , for example. In this example, the gates of both transistors 401 and 402 are coupled to a common bias circuit 421 to receive the same gate bias voltage. The output of the first stage at the drain of transistor 401 and the output of the second stage at the drain of transistor 404 are shunted together at node 499 to produce an output signal V_o . Output signal V_o is isolated from the supply by RFC 405 configured between the power supply and output node 499.

[0034] Fig. 5 illustrates an example power amplifier circuit with a segmented transistor according to another embodiment. The present example shown in Fig. 5 illustrates three segments 510, 511, and 512 of a transistor. Transistor segments 510-512 each have a source, a gate, and a drain, where the sources are coupled to ground and drains are coupled together. A gate of segment 510 is coupled to a first switch 532 for selectively coupling the gate to ground and a second switch 523 for selectively coupling

the gate to input signal V_{in} . Similarly, a gate of segment 511 is coupled to a third switch 531 for selectively coupling the gate to ground and a fourth switch 522 for selectively coupling the gate to input signal V_{in} . Likewise, the gate of segment 512 is coupled to a fifth switch 530 for selectively coupling the gate to ground and a sixth switch 520 for selectively coupling the gate to input signal V_{in} . When one of the switches 530-532 are closed and the corresponding switches 520-523 are open, the corresponding transistor is turned off and removed from the circuit. When one of the switches 520-523 are closed and the corresponding switches 530-532 are open, the corresponding transistor is turned on and receives input signal V_{in} (and a gate bias voltage). The switches may be controlled by control instructions from a modem or microcontroller, for example, or from specialized circuitry tracking an average V_{dd} or other parameters, for example. Changing the number of segments receiving and amplifying V_{in} changes the size of the input transistor in the second stage, which in turn changes the transconductance of the transistor and gain of the stage.

[0035] In some embodiments, the time to turn the segments on and off may be much smaller than an envelope of the input signal, which allows segments to be turned on and off as the power supply voltage changes to change the size of the transistor and characteristics of the cascode stage as V_{dd} changes, for example. For instance, if a device segment is capable of turning on and/or off at a frequency of 50-100MHz, then segments may be turned on and off to change the size of a transistor (e.g., transistor 202 in Fig. 2) for a 20MHz signal envelope (e.g., LTE) without unduly impacting signal integrity. As one example, for a transistor 202 (Fig. 2) that is approximately one-sixth (1/6) the size of transistor 201, the turn on/off speed (e.g., commutation time) of transistor 202 will be correspondingly faster than transistor 201. The speed difference is further compounded by segmenting transistor 202 into a plurality of segments, where each segment is a fraction of the size, and multiple of the speed, of composite transistor 202.

[0036] Fig. 6 illustrates a wireless communication device 602 that may incorporate features of the present disclosure. The wireless communication device 602 may be an access terminal, a mobile station, a user equipment (UE), etc. The wireless communication device 602 includes a processor 603. The processor 603 may be a general purpose single- or multi-chip microprocessor (e.g., an ARM), a special purpose

microprocessor (e.g., a digital signal processor (DSP)), a microcontroller, a programmable gate array, etc. The processor 603 may be referred to as a central processing unit (CPU). Although just a single processor 603 is shown in the wireless communication device 602 of Fig. 6, in an alternative configuration, a combination of processors (e.g., an ARM and DSP) could be used.

[0037] The wireless communication device 602 also includes memory 605. The memory 605 may be any electronic component capable of storing electronic information. The memory 605 may be embodied as random access memory (RAM), read-only memory (ROM), magnetic disk storage media, optical storage media, flash memory devices in RAM, on-board memory included with the processor, EPROM memory, EEPROM memory, registers and so forth, including combinations thereof.

[0038] Data 607a and instructions 609a may be stored in the memory 605. The instructions 609a may be executable by the processor 603 to implement certain aspects of the techniques disclosed herein. Executing the instructions 609a may involve the use of the data 607a that is stored in the memory 605. When the processor 603 executes the instructions 609, various portions of the instructions 609b may be loaded onto the processor 603, and various pieces of data 607b may be loaded onto the processor 603.

[0039] The wireless communication device 602 may also include a transmitter 611 and a receiver 613 to allow transmission and reception of signals to and from the wireless communication device 602 via an antenna 617. Transmitter 611 may include a power amplifier incorporating the techniques described herein. The transmitter 611 and receiver 613 may be collectively referred to as a transceiver 615. The wireless communication device 602 may also include (not shown) multiple transmitters, multiple antennas, multiple receivers and/or multiple transceivers.

[0040] The wireless communication device 602 may include a digital signal processor (DSP) 621. The wireless communication device 602 may also include a communications interface 623. The communications interface 623 may allow a user to interact with the wireless communication device 602.

[0041] The various components of the wireless communication device 602 may be coupled together by one or more buses, which may include a power bus, a control signal

bus, a status signal bus, a data bus, etc. For the sake of clarity, the various buses are illustrated in Fig. 6 as a bus system 619.

[0042] The above description illustrates various embodiments of the present disclosure along with examples of how aspects of the particular embodiments may be implemented. The above examples should not be deemed to be the only embodiments, and are presented to illustrate the flexibility and advantages of the particular embodiments as defined by the following claims. Based on the above disclosure and the following claims, other arrangements, embodiments, implementations and equivalents may be employed without departing from the scope of the present disclosure as defined by the claims.

WHAT IS CLAIMED IS:**CLAIMS**

1. A circuit comprising:
a first power amplifier stage having an input to receive an input signal, an output coupled to an output node, the first power amplifier stage receiving a time-varying power supply voltage; and
a second power amplifier stage configured in parallel with the first power amplifier stage having an input to receive the input signal, an output coupled to the output node, the second power amplifier stage receiving the time-varying power supply voltage,
wherein a first gain of the first power amplifier stage decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the second power amplifier stage compensates for the decreasing gain of the first power amplifier stage in the first low voltage range.
2. The circuit of claim 1 wherein the first power amplifier stage comprises a first transistor, the first transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through the output node, and wherein the second power amplifier stage comprises a second transistor, the second transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through one or more stacked transistors and the output node.
3. The circuit of claim 2 wherein the first transistor is first device type and the second transistor is a second device type.
4. The circuit of claim 2 wherein the first transistor and the second transistor are coupled to different gate bias voltages.
5. The circuit of claim 2 wherein the first transistor and the second transistor are coupled to the same gate bias voltage.
6. The circuit of claim 2 wherein the one or more stacked transistors are two transistors configured in cascode.

7. The circuit of claim 2 wherein the second transistor comprises a plurality of segments, and wherein a different number of segments are activated based on the power supply voltage.

8. The circuit of claim 7 wherein the one or more of the segments comprise:

a source, a gate, and drain;

a first switch coupled between the gate and a reference voltage; and

a second switch coupled to the gate.

9. The circuit of claim 8 wherein the drains of the segments are coupled together, the sources of the segments are coupled together, and wherein when a segment is activated the first switch on a particular segment is opened and the second switch is closed to turn on the particular segment, and wherein when the segment is not activated the first switch is closed and the second switch is opened to turn off the particular segment.

10. The circuit of claim 1 wherein the first power amplifier stage comprises a first high voltage transistor, the first high voltage transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through the output node, and wherein the second power amplifier stage comprises a second standard transistor, the second standard transistor having a control terminal coupled to receive the input signal and a first terminal coupled to the power supply voltage through at least one high voltage transistor and the output node.

11. A method comprising:
receiving an input signal in a first power amplifier stage, and in accordance therewith, producing an output signal on an output node, the first power amplifier stage receiving a time-varying power supply voltage; and
receiving the input signal in a second power amplifier stage configured in parallel with the first power amplifier stage, and in accordance therewith, producing the output signal on the output node, the second power amplifier stage receiving the time-varying power supply voltage,
wherein a first gain of the first power amplifier stage decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the

second power amplifier stage compensates for the decreasing gain of the first power amplifier stage in the first low voltage range.

12. The method of claim 11 wherein the first power amplifier stage comprises a first transistor, the method further comprising receiving the input signal on a control terminal of the first transistor, wherein a first terminal of the first transistor is coupled to the power supply voltage through the output node, and wherein the second power amplifier stage comprises a second transistor, the method further comprising receiving the input signal on a control terminal of the second transistor, wherein a first terminal of the second transistor is coupled to the power supply voltage through one or more stacked transistors and the output node.

13. The method of claim 12 wherein the first transistor is first device type and the second transistor is a second device type.

14. The method of claim 12 wherein the first transistor is high voltage MOS device, the one or more cascode transistors are high voltage MOS devices, and the second transistor is not a high voltage MOS device.

15. The method of claim 12 wherein the first transistor and the second transistor are coupled to different gate bias voltages.

16. The method of claim 12 wherein the first transistor and the second transistor are coupled to the same gate bias voltage.

17. The method of claim 12 wherein the second transistor comprises a plurality of segments, the method further comprising activating a different number of segments based on the power supply voltage.

18. The method of claim 17 wherein the one or more of the segments comprise:


a source, a gate, and drain;

a first switch coupled between the gate and a reference voltage; and


a second switch coupled to the gate.

19. The method of claim 18 wherein the drains of the segments are coupled together, the sources of the segments are coupled together, and wherein when a segment is activated the first switch on a particular segment is opened and the second switch is closed to turn on the particular segment, and wherein when the segment is not activated the first switch is closed and the second switch is opened to turn off the particular segment.


20. A circuit comprising:
first power amplifier means having an input to receive an input signal, an output coupled to an output node, the first power amplifier stage receiving a time-varying power supply voltage; and
second power amplifier means configured in parallel with the first power amplifier means having an input to receive the input signal, an output coupled to the output node, the second power amplifier stage receiving the time-varying power supply voltage,
wherein a first gain of the first power amplifier means decreases when the power supply voltage is in a first low voltage range, and wherein a second gain of the second power amplifier means compensates for the decreasing gain of the first power amplifier means in the first low voltage range.

**Fig. 1**

2/6

**Fig. 2**

3/6

**Fig. 3**






Fig. 4

5/6

**Fig. 5**

**Fig. 6**

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/055369

A. CLASSIFICATION OF SUBJECT MATTER INV. H03F1/30 H03F3/193 H03F3/72 H03F3/24 H03F3/21 H03G1/00 H03G3/00 H03F1/22 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H03F H03G		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2012/188018 A1 (YAHAV NIR [IL] ET AL) 26 July 2012 (2012-07-26) paragraph [0022]; figure 1 paragraph [0025] - paragraph [0026]; figure 1 paragraph [0043] - paragraph [0044]; figure 1 -----	1-20
A	US 2011/032035 A1 (PLETCHER NATHAN M [US] ET AL) 10 February 2011 (2011-02-10) paragraph [0045] - paragraph [0050]; figures 6,7 -----	1-20
A	US 2014/113573 A1 (KHATRI HIMANSHU [US] ET AL) 24 April 2014 (2014-04-24) paragraph [0038] - paragraph [0048]; figures 5,6,7 -----	1-20
<div style="display: flex; justify-content: space-between;"> <input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex. </div>		
<div style="display: flex;"> <div style="flex: 1;"> <p>* Special categories of cited documents :</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="flex: 1;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search <div style="text-align: center; font-size: 1.2em;">25 November 2015</div>		Date of mailing of the international search report <div style="text-align: center; font-size: 1.2em;">03/12/2015</div>
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer <div style="text-align: center; font-size: 1.2em;">Wienema, David</div>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2015/055369

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012188018	A1	26-07-2012	NONE

US 2011032035	A1	10-02-2011	CN 102474223 A 23-05-2012
		EP 2462691 A1 13-06-2012	
		JP 5591929 B2 17-09-2014	
		JP 2013501470 A 10-01-2013	
		US 2011032035 A1 10-02-2011	
		US 2011316637 A1 29-12-2011	
		WO 2011017463 A1 10-02-2011	

US 2014113573	A1	24-04-2014	CN 104737445 A 24-06-2015
		EP 2912770 A1 02-09-2015	
		KR 20150064217 A 10-06-2015	
		US 2014113573 A1 24-04-2014	
		WO 2014066424 A1 01-05-2014	
