PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ³:

H04J 3/02

(11) International Publication Number: WO 84/ 03016

A1

(43) International Publication Date: 2 August 1984 (02.08.84)

(21) International Application Number: PCT/US84/00113

(22) International Filing Date: 27 January 1984 (27.01.84)

(31) Priority Application Number: 462,056

(32) Priority Date: 28 January 1983 (28.01.83)

(33) Priority Country:

(71) Applicant: GOULD COMPUTER SYSTEMS, INC. [US/US]; 6901 W. Sunrise Boulevard, Fort Lauderdale, FL 33310 (US).

(72) Inventors: BROWN, William, Haney; 208 N.W. 86th Terrace, Coral Springs, FL 33065 (US). STARK-WEATHER, James, Alan; 2609 N.W. 3rd Avenue, Fort Lauderdale, FL 33311 (US). HUMPHREYS, Hugh, Martin; 1185 N.W. 90th Lane, Coral Springs, FL 33065 (US).


(74) Agents: FLEIT, Martin et al.; Fleit, Jacobson, Cohn & Price, 1217 E Street, N.W., Washington, DC 20004-1998 (US).

(81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP, SE (European patent).

Published

With international search report.
With amended claims and statement.

(54) Title: SYNCHRONOUS COMMUNICATIONS MULTIPLEXER



(57) Abstract

A synchronous communications multiplexer (10) for connecting a plurality of synchronous communications lines to an MP (multi-purpose) bus. In its basic form the multiplexer is capable of handling bit oriented protocols (BOP) and is capable of being upgraded to support byte-oriented protocols. The present invention supports full- or half-duplex data rates of up to 19,200 baud. Total throughput, when operating with four ports (as an example), is in the range of 76.8 kbits/sec. A special mode of operation (unisync) allows operating a single port at 56 kbits/sec., full duplex. Other capabilities include software-selection of parameters (such as baud rate) and operation in a 'transmitter queueing' mode of operation.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KR	Republic of Corea
AU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BG	Bulgaria	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SD	Sudan
FR	France	SE	Sweden
GA	Gabon	SN	Senegal
GB	United Kingdom	SU	Soviet Union
HU	Hungary	TD	Chad
JP	Japan	TG	Togo
KP	Democratic People's Republic of Korea	US	United States of America

WO 84/03016 PCT/US84/00113

-1-

Description

Synchronous Communications Multiplexer

Technical Field

The present invention relates to a synchronous communications multiplexer for connecting a plurality of synchronous communications lines to an MP (multipurpose) bus. In its basic form, the multiplexer is capable of handling bit protocols (BOP) and is capable of being upgraded to support byte-oriented protocols.

The present invention supports full- or half-duplex data rates of up to 19,200 baud. Total throughput, when operating with four ports (as an example), is in the range of 76.8 kbits/sec. A special mode of operation (unisync) allows operating a single port at 56 kbits/sec., full duplex.

Background Art

20

25

30

Up to this point, prior art practitioners have not developed a communications multiplexer which is capable of multi-protocol operation as described above with respect to the present invention.

One communications controller of the prior art is disclosed in U.S. Patent No. 4,079,452 - Larson et al. Specifically, the patent discloses a programmable controller with modular firmware for communication control, wherein a programmable controller module operably couples a plurality of peripheral devices of various communication disciplines to a data processor or to remote programmable controller modules through a serial interface adapter or parallel interface adaptor. The programmable controller module of Larson et al comprises a special-purpose



10

15

30

35

computer having a program of sub-routines arranged in memory modules, which define and implement specific communication protocols (routines) for different communication disciplines.

However, in contrast to the present invention, the programmable controller of Larson et al does not provide for the connection of the programmable controller to an MP (multi-purpose) bus.

A further arrangement of the prior art is disclosed in U.S. Patent No. 4,071,887 - Daly et al, that patent disclosing an integrated circuit synchronous data adaptor (SSDA) which provides a bi-directional interface for synchronous data interchange. Internal control and interface logic, including a first-in-first-out (FIFO) buffer memory, enables simultaneous transmission and reception of standard synchronous communication characters to allow data transfer between serial data channels and the parallel bi-directional data bus of a bus-organized system.

20 However, as was the case with respect to the Larson et al patent (discussed above), the Daly et al patent discloses a synchronous controller without mention of the use of a synchronous serial data adaptor with an MP (multi-purpose) bus, as is the case with respect to the present invention.

A third arrangement of the prior art is embodied in a quad serial I/O interface, designated QLVII quad serial I/O interface for DEC LSI-11 based equipment, manufactured by General Robotics Corporation. The subject quad serial I/O interface offers full DEC DLVII-E compatibility on any of four RS-232 ports, and uses one quad-height Q bus module slot. Standard features include auto-answer modem support for BELL-type 103, 113, 202C, 202D and 212 modems. All ports are individually selected to be synchronous serial



WO 84/03016

-3-

I/O ports, and baud rates are switch-selectable individually for each port in the range of 50-19,200 baud.

Nevertheless, the QLVII quad serial I/O interface does not support bit-oriented protocols (BOP), as does the present invention. In addition, the QLVII is not software-programmable, configuration information (such as baud rate) being selected by means of manual switches, as opposed to the software selection which typifies the present invention.

Disclosure of Invention

10

15

20

25

30

According to the present invention, there is provided a synchronous communications multiplexer for connecting a plurality of synchronous communication lines to an MP (multi-purpose) bus.

In its basic form, the multiplexer is capable of handling bit protocols (BOP). Full- or half-duplex data rates of up to 19,200 baud are supported by the present invention. Total throughput, when operating four ports (for example), is in the range of 76.8 kbits/sec.

In accordance with a further feature of the present invention, a special version of firmware may be provided to operate one line at a maximum rate of 56 kbits/sec-full duplex. However, in such a configuration, operation will be for BOP only.

As will be seen in the detailed description below, the synchronous communications multiplexer is a microprocessor-based system, and includes, in addition to the microprocessor, the following: an MP (multi-purpose) bus interface, DMA circuitry, vectored interrupt logic, CRC generation and checking logic, a control PROM, a RAM, timing and control logic, modem control logic, and line interface logic.



PCT/US84/00113

10

15

20

25

30

As a result of the fact that the synchronous communications multiplexer is a microprocessor-based system, an advantage over the prior art can be achieved, in that the synchronous communications multiplexer is capable of software-selection (as opposed to manual switch selection) of parameters (such as baud rate).

Therefore, it is an object of the present invention to provide a synchronous communications multiplexer which is capable of connecting a plurality of synchronous communications lines to a multi-purpose bus.

It is an additional object of the present invention to provide a synchronous communications multiplexer which is capable of multi-protocol operation.

It is an additional object of the present invention to provide a synchronous communications multiplexer which is capable of full-or half-duplex data rates of up to 19,200 baud, while maintaining adequate or more than adequate total controller throughput (76.8 k/bits/sec when operating with four ports).

The above and other objects that will hereinafter appear, and the nature of the invention, will be more clearly understood by reference to the following description, the appended claims, and the accompanying drawings.

Brief Description of Drawings

Figure 1 is a block diagram of the synchronous communications multiplexer of the present invention.

Figure 2 is a diagram of the general purpose instrument bus controller (GPIB) 14 of Figure 1.

Figure 3 is a diagram of the EOI ("END OR IDENTITY" signifying end of a data burst) logic 16 of Figure 1.



20

Figure 4 is a diagram of the parity logic 18 of Figure 1.

Figure 5A is a diagram of the direct memory access (DMA) controller 20 of Figure 1.

Figure 5B is a timing diagram relating to the data transfer cycle of the DMA controller 20.

Figure 6 is a diagram of the device select 22 of Figure 1.

Figure 7 is a diagram of the level/pulse 10 orders 34 of Figure 1.

Figure 8 is a diagram of the configuration of the microprocessor unit 24 of Figure 1.

Figure 9 is a diagram of the programmable read-only memory (PROM) 26 of Figure 1.

Figure 10 is a diagram of the RAM 28 of Figure 1.

Figure 11 is a diagram of the interval timer and baud generator 30 of Figure 1.

Figure 12 is a diagram of the vectored interrupt logic 36 of Figure 1.

Figure 13A is a diagram of communication ports 0, 1 and 2 of Figure 1.

Figure 13B is a diagram of communication port 3 of Figure 1.

25 Best Mode for Carrying Out the Invention

The synchronous communications multiplexer of the present invention will now be described in more detail, with reference to the various figures of the drawings.

Figure 1 is a block diagram of the synchronous communications multiplexer of the present invention.

As seen therein, the synchronous communications multiplexer comprises general purpose instrument bus (GPIB) 14, end or identify (EOI) logic 16, parity



35

logic 18, direct memory access (DMA) controller 20, device select 22, microprocessor 24, programmable read only memory (PROM) 26, random access memory (RAM) 28, interval timer/baud generator 30, modem control and line interface 32, level/pulse orders circuitry 34, vectored interrupt logic 36, cyclical redundancy check (CRC) generation and checking logic 38-41, and driver and receiver circuitry 42-45.

As indicated previously, the synchronous communications multiplexer 10 of Figure 1 is a 10 microprocessor-based system. The microprocessor 24 is an N-channel silicon gate central processing unit with a 158-instruction capability. Included in the instruction set are such commands as load, exchange register, branch conditional, call, return, rotate, 15 shift, arithmetic, logical, block transfer, search, and I/O instructions. Other freatures of the microprocessor 24 include the provision of 17 internal registers, several interrupt and addressing modes, 20 and a 1- to 5-microsecond instruction execution cycle. As an exception to the latter criterion, block transfer and search instruction times depend on block size.

The I/O structure of the multiplexer 10

25 utilizes an isolated I/O technique in which input and output instructions are each used to communicate with the peripherals. There are a maximum of 256 I/O ports available, and addressing assignments of the synchronous communications multiplexer 10 are discussed in more detail below.

The GPIB 14 is utilized to interface the microprocessor 24 to the multi-purpose bus (connected to the driver and receiver circuitry 12). The GPIB 14 handles the necessary protocol of the multiplexer 10, which protocol is similar to the IEEE 488 bus



10

15

20

25

30

protocol (known to those of skill in the art). Capabilities of the GPIB 14 include data transfer, handshake management, talker/listener addressing procedures, service requests, and both serial and parallel polling. As will be seen in the detailed discussion below, the GPIB 14 (which is basically implemented by an INTEL 8291 GPIB talker/listener device) has 16 registers. Eight of the registers may receive an input from the microprocessor 24. One of the eight registers may receive data transferred thereto, and the remainder may be provided with control information for configuration of the GPIB 14. The eight registers, comprising the input or read registers of the GPIB 14, provide received data and perform a monitoring function with respect to the states of the talker/listener device, the bus conditions, and the device conditions.

The EOI logic 16, to be discussed in more detail below, basically performs the function of signalling the end of a data burst occurring on the I/O channel bus.

Parity logic 18, also connected to the I/O channel bus, performs the function of checking the validity of data received and of generating parity for data transmitted from or to the I/O port.

The DMA controller 20 is basically implemented by an AMD 9517 multi-mode DMA controller, and functions to reduce the microprocessor overhead and connection time with respect to the IOP channel bus. The DMA controller 20 additionally transfers data between the IOP channel bus and the RAM 28, thus freeing the microprocessor 24 to perform other tasks while such transfer is taking place.



10

15

20

25

30

The device select logic 22 performs the function of decoding I/O addresses from the microprocessor 24, and creates chip enable signals for enabling addressed elements or devices (LSI chips).

Programmable read-only memory (PROM) 26 is a conventional read-only memory which is pre-programmed to contain the operational program for execution by the microprocessor 24. Up to 4K (4,096) locations of storage space are provided in the PROM 26 for the storage of control programs.

RAM 28 is a random access memory, such random access memories being conventional and well-known in the art. 64K (65,536) locations of dynamic memory storage are provided in the RAM 28 for the storage of writeable control store (WCS) firmware, parameters and data, each storage location being 8 bits in length plus parity.

The interval timer/baud generator 30 performs two functions: (1) it functions as an interval timer to provide a timer interrupt to the microprocessor 24, thus providing a "real time" clock; and (2) it functions as a baud rate generator to provide four timing signals (clock signals) to be used by the port transmitters as an internal transmit clock.

Modem control and line interface 32 is basically implemented by a Signetics 2652 mutliprotocol communications circuit. The modem control and line interface 32 controls and detects the request to send (RTS), data terminal ready (DTR), clear to send (CTS), data set ready (DSR), and data carrier detect (DCD) lines. Signals compatible with RS-232C and RS-449 standards are relayed to a separate distribution panel (not shown) which contains the specified connectors.



A list of supported lines for the RS-232C standard is given in Table 1 below, and RS-232C line definitions are also provided below.

TABLE 1

5	LINE	RS-232C DESIGNATION
-	Chassis Ground	(AA)
•	Signal Ground	(AB)
	Transmit Data	(BA)
	Receive Data	(BB)
10	Request To Send	(CA)
	Clear To Send	(CB)
	Data Set Ready	(CC)
	Data Terminal Ready	(CD)
	Ring Indicator	(CE)
15	Data Carrier Detect	(CF)
	Transmitter Signal Timing	(DA)
	Transmitter Signal Timing	(DB)
	Receiver Signal Timing	(DD)

The supported RS-232C lines are defined as follows:

Chassis Ground (AA) - this line provides a safety ground for the distribution panel chassis.

Signal Ground (AB) - this line provides reference ground for the various signals.

Transmit Data (BA) - this line contains serial transmit data sent from the controller.

25

30

Receive Data (BB) - this line contains serial data received by the controller.

Request To Send (CA) - this signal is generated by the controller to indicate that it is ready to transmit data. Clear To Send is returned by the connected device to indicate that the transmission can proceed.

15

20

25

Clear To Send (CB) - this signal is generated by the connected device to indicate to the controller that transmission can proceed.

Data Set Ready (CC) - this signal is generated by the connected device to indicate a "ready to transfer" condition.

Data Terminal Ready (CD) - this signal is generated by the controller to indicate a port ready condition to the connected device.

10 Ring Indicator (CE) - this signal is generated by the connected device when an incoming call is present. The controller should respond with Data Terminal Ready (to connect).

Data Carrier Detect (CF) - this signal is generated by the connected device to indicate that data on the receive data line is valid.

Transmitter Signal Timing (DA) - this signal is supplied to the controller, and provides a clock signal to the connected device, the clock signal to be used for determining the state of the transmit line.

Transmitter Signal Timing (DB) - this signal is supplied by the connecting device, and provides a clock used by the controller to transmit data on the transmit line.

Receiver Signal Timing (DD) - this signal is supplied by the connected device, and provides a clock used by the controller to determine the state of the receive line.

30 A list of supported lines for the RS-449 standard is given in Table 2 below, and the RS-449 line definitions are also provided below.



WO 84/03016

25

-11-

TABLE 2

	LINE	RS-449 DESIGNATION
	Shield	- .
	Send Common	(SC)
5	Receive Common	(RC)
	Send Data	(SD)
	Receive Data	(RD)
	Request To Send	(RS)
	Clear To Send	(CS)
10	Data Mode	(DM)
	Receiver Ready	(RR)
	Terminal Ready	(TR)
	Incoming Call	(IC)
	Send Timing	(ST)
15	Receive Timing	(RT)
	Terminal Timing	(TT)

The supported RS-449 lines are defined as follows:

Shield - this line provides a safety ground for the chassis.

Send Common (SC) - this line provides the reference common for signals transmitted from the controller to the connected device.

Receive Common (RC) - this line provides the reference common for signals received from the connected device by the controller.

Send Data (SD) - this line contains serial data transmitted from the synchronous communications multiplexer.

Receive Data (RD) - this line contails serial data received from the connected device by the multiplexer.



15

20

25

Request To Send (RS) - this signal is generated by the multiplexer to indicate that it is ready to transmit data to the connected device.

Clear To Send is returned by the connected device to indicate that the transmission can proceed.

Clear To Send (CS) - this signal is generated by the connected device to indicate that a transmission from the synchronous communications multiplexer may proceed.

Data Mode (DM) - this signal is generated by the connected device to indicate a "ready to transfer data" condition.

Receiver Ready (RR) - this signal is generated by the connected device to indicate the presence of valid data on the receive data line.

Terminal Ready (TR) - this signal is generated by the multiplexer to indicate a "port ready" condition to the connected device.

Incoming Call (IC) - this signal is generated by the connected device to announce an incoming call. The controller will respond by "terminal ready to connect".

Send Timing (ST) - this is a clock signal from the connected device to be used for transmitting data on the Send Data line.

Receive Timing (RT) - this is a clock signal from the connected device to be used for determining the state of the data on the Receive Data line.

30 Terminal Timing (TT) - this is a clock supplied by the multiplexer to be used by the connected device for generating clock signals.

The synchronous communications multiplexer 10 of Figure 1 will support the following internally



generated baud rates, listed below with their corresponding divisor-decimal/hex designation (the latter will be explained in more detail below):

TABLE 3

5	BAUD RATE	DIVISOR-DECIMAL/HEX
	600	4224/1080
	1200	2112/840
	2400	1056/420
	4800	528/210
10	7200	352/160
	9600	264/108
	19200	132/84
	56000*	45/2D
	50000*	51/33
15	40800*	62/3E

* This baud rate is supported by the quad synchronous communications controller 10 of Figure 1 in its "unisync" configuration only.

cations multiplexer 10 of Figure 1 is provided with an interval timer/baud generator 30 which functions as both an interval timer and a baud generator at various times. It has internal counters which are loaded with the appropriate hex value for the corresponding baud rate during the initialization period, such taking place via a mode control command (FFH) discussed in more detail below. The hex constants provide an internal



10

15

20

25

30

frequency of twice the required rate, this rate being divided by two to produce the desired baud rate.

As stated above, the modem control and line interface 32 is basically implemented by a Signetics 2652 multi-protocol communications circuit (MPCC), which is used in the interface to transmit and receive synchronous serial data. SLDC, HDLC and ADCCP are the BOP's which are supported. Four MPCC's are used in the synchronous communications multiplexer, one being provided per line.

Among the programmable options of the MPCC are the following:

- (a) error control CRC, VRC or no error check;
 - (b) character length 1 to 8 bits (BOP);
 - (c) secondary station address compare (BOP);
 - (d) idle transmission of flag or mark (BOP);
 - (e) detection and generation of BOP control
 sequences (flag, abort, GA); and
 - (f) zero insertion and deletion (BOP).

A level/pulse orders circuit 34 (Figure 1) is provided in the synchronous communications multiplexer 10 to provide level orders enable/disable interrupts and reset interrupts.

The synchronous communications multiplexer 10 is also provided with a vectored interrupt logic circuit 36, the latter utilizing the "mode 2" interrupt operation of the microprocessor 24. Upon detection of an interrupt, the logic 36 will set the IRQ line to the microprocessor 24. When the microprocessor 24 acknowledges the interrupt, a single address byte is placed on the data bus. This byte is merged in the microprocessor with the I-register, which contains the vector page address, to form the address of the



15

20

25

30

interrupt vector. This technique allows a maximum of 128 unique interrupt vectors to be generated.

The synchronous communications multiplexer 10 of Figure 1 also includes four ports 38-41 and respective driver and receiving elements 42-45 connected to a distribution panel.

The synchronous communications multiplexer 10 of Figure 1 requires configuration information for its initialization process, such configuration information coming from two sources. Specifically, the controller address (on the IOP channel bus) and down-line load capability are determined during reset by reading the state of jumpers located on the controller board (not shown).

The remainder of the configuration information is passed to the multiplexer 10 from the software via transfers on the multi-purpose bus. The number of parameters needed to configure each of the communications lines depends on the synchronous protocol chosen for the line. Since the protocol choice is made on a per-line basis, four sets of configuration information may be passed to the multiplexer.

BOP Operation: In this mode, an integral number of 8-bit bytes of data are transmitted and received. Each transmission frame is preceded by a flag character (a zero followed by six 1's followed by a zero, i.e., 01111110), and terminated by a 2-byte (16 bits) CRC and a closing flag. Address control information may be included in the frame. To ensure that flag characters do not occur in the information field, a zero is "stuffed" into the bit stream whenever five consecutive "1" bits occur. The inserted zero bit is subsequently "stripped" away by the receiver.



15

30

The following parameters are selectable for BOP:

- (a) CRC -- CRC-CCITT-0/CRC-CCITT-1;
- (b) idle -- flag/mark;
- (c) secondary address recognition -yes/no;
- (d) secondary address; and
- (e) configuration -- half-duplex/full-duplex.

Remote Initial Program Load (IPL): Each

- of which another computer (remote) can initiate an IPL sequence. When this option is selected, the following mode and parameters are invoked:
 - (a) bit oriented protocol (BOP);
 - (b) CRC-CCITT-1;
 - (c) secondary address recognition -- no;
 and
 - (d) full-duplex.

A "system reset" and "remote IPL" are initiated following receipt of a message containing the following:

- (a) a valid flag character;
- (b) two characters containing hexadecimal FEFE;
- 25 (c) valid CRC; and
 - (d) a valid flag character.

Software programming of the synchronous communications multiplexer 10 of Figure 1, and, in particular, the microprocessor 24 thereof, is accomplished in accordance with the following list of commands which are recognized by the multiplexer 10: No Operation (NOP), Line Control, Mode Control, Wait, Read, Write, Sense, Sense Byte Count, and Load WCS.



25

30

35

Execution of the NOP command causes "channel end/device end" status to be returned.

The Line Control command is used to modify port control lines. One byte of supplemental informa-5 tion is transferred with this command, the last three bits of the byte specifying one of the following six conditions: reset Request To Send, set Request To Send, reset Data Terminal Ready, set Data Terminal Ready, reset Ping-Pong Mode, and set Ping-Pong Mode. Ping-Pong mode refers to a transmitter queueing operation, by means of which data transmitted is forced to alternate between subchannels (Write commands

from the software handler). The default conditions of these parameters are: Data Terminal Ready - reset, Request To Send -15 reset, Ping-Pong mode - reset. Data Terminal Ready (DTR) can be set/reset by this command, or automatically set by the firmware on receipt of a ring when Auto-Answer

is enabled. "Auto-answer" refers to the ability of the multiplexer to answer an incoming call (telephone 20 call) and establish a line to transmit and receive data.

Request To Send (RTS) can be manually set/reset by this command, or automatically handled if Half-Duplex is set. In the "half-duplex" mode, RTS will be set at the beginning of a transmission, and reset at the end of transmission.

The Mode Control command (FFH) initializes a port to operate in accordance with a specific protocol. The number of supplemental bytes transferred with the command varies with the protocol and features desired.

In the bit protocol mode, byte 1 (ABCDEFFF) is utilized, where A denotes whether broadcast address recognition is enabled (0 = disabled, 1 = enabled), B



15

20

25

30

reflects bit/byte protocol (0 = BOP, 1 = BCP), C is set to zero for bit mode, D denotes secondary address recognition (0 = disabled, 1 = enabled), E determines the character sent on idle (0 = idle mark, 1 = idle sync), and FFF determines the CRC control (000 = CRC-CCITT-1, 001 = CRC-CCITT-0, 010 = X.25 MODE, and 011-111 are not used in the bit protocol mode).

With respect to the broadcast and secondary address recognition, the following criteria apply:

- (a) Broadcast Address Recognition set only -- the quad sync firmware will load FFH into the secondary address register, Sense will reflect Secondary Address enable along with Broadcast Address, no secondary address supplied by software;
- (b) Broadcast and Secondary Address set -Sense will reflect Secondary Address
 enable along with Broadcast Address
 Recognition enable, software must
 provide at least one byte of valid
 secondary address; and
- (c) Secondary Address Recognition set only -- Sense will reflect Secondary Address Recognition enabled, software must provide at least one byte of valid secondary address.

The next byte, byte 2 (ABCDEEEE) specifies
the internal baud rate and the configuration of the
line, where A specifies half/full-duplex (0 = full, 1
= half), B determines ring enable/disable (0 = disabled,
1 = enabled), C specifies Auto-Answer disabled or
enabled (0 = disabled, 1 = enabled), D determines if
internal loop mode is set/reset (0 = reset, 1 = set),



WO 84/03016 PCT/US84/00113

-19-

and EEEE specifies the baud rates as indicated in Table 4 below:

TABLE 4

	BINARY		HEX	BAUD RATE
5	0000		0	600
	0001		1	1200
	0010		2	2400
	0011		3	4800
	0100		4	7200
10	0101		5	9600
	0110		6	19200
	0111		7	56000*
	1000		8	50000*
	1001	-	9	40800*
15	1010-1111		A-F	(Not Used)

^{*} Unisync mode only.

20

25

30

Following byte 2, there may be up to four additional bytes of secondary address, bytes 3 through 6 (AAAAAAAB) where bits AAAAAAA1 specify each byte of the secondary address, and B signifies if the address is extended (0 = extended to next byte, 1 = last address byte).

It is to be noted that ring enable must be set for a ring from a modem to be recognized. If ring enable is reset, the line will be assumed to be dedicated and local, DTR will be set; and if the line is full-duplex, RTS will be set.

If Auto-Answer is reset, attention/channel end/device end status will be generated on ring detect. Sense will indicate ring received and DTR not



10

15

20

25

30

set. If Auto-Answer is set, the same status will be returned, but "sense" will indicate ring received and DTR set. "Sense" is a command that indicates to the multiplexer that it should input sense information — this includes error conditions that have been detected and any other status-type information.

Wait Command (OBH): The Wait command is intended for use in a channel program designed to manage multiple buffer areas of CPU memory. bytes of information (software flags) are transferred with this command to the multiplexer. The multiplexer will return one of two possible status responses based on a zero check of these two bytes. bytes are non-zero, "channel end/device end" status is returned. The multiplexer interprets the non-zero condition as a wait. Note that the multiplexer will not return the "channel end/device end" status until a predefined period of time has elapsed. If the two bytes received are both zero, the multiplexer will return status modifier, channel end, and device end. status. This will cause the channel to skip the next IOCD (Input/Output Command Doubleword) in the list. The status will be returned with no programmed delay.

Read Command (02H): This command causes received data to be transferred to main memory. The operation takes place in accordance with the mode command previously issued.

Write Command (01H): This command causes data to be transmitted. The operation will occur in accordance with the parameters chosen in the mode command previously issued.

Transmitter Queueing Operation: To achieve high line throughput, a method referred to a transmitter queueing allows two transmitter subchannels to "funnel" data onto a single physical transmitter line.



30

The value of this method can best be understood when compared to a conventional system with a single sub-channel. In a single subchannel system, the operation is started by issuing an I/O command 5 (Write) to the multiplexer. Upon receipt of this command, the multiplexer will initiate data movement from main memory to multiplexer memory to the transmission line. At completion of the data movement, the multiplexer will report the end condition by returning status and an interrupt. The multiplexer then remains idle while waiting for the next I/O command.

In a transmitter-queued system, the operation is also started by issuing an I/O command (Write). In this system, an I/O command can be issued to the 15 alternate transmitter subchannel. The first subchannel data movement is described above. The efficiency is realized at the completion of the operation. Because the next I/O operation has been started in the alternate subchannel, data movement can proceed immediately on 20 the transmission line, and a new I/O Write command can be issued to the first subchannel to wait completion of the alternate subchannel operation. alternate command operation will continue, providing very high levels of transmission line efficiencies. 25

Sense Command (04H): The Sense command is used by the software to elicit information regarding possible error conditions, as well as mode information assigned to that line (sub-channel). The execution of a sense command will return up to six bytes of information as follows:

Byte 1 -- channel/device status, where the bits have the following meanings



-22-

	Bit O - long block error
	1 - transmitter underrun,
	2 - receiver overrun,
	3 - data check (not used),
5	4 - abort received,
	5 - bus parity error,
	6 - intervention required (not used),
	7 - command reject
	Byte 2 modem status, where the meanings of
10	the individual bits are:
	O - clear to send (CTS) status,
	1 - data set ready status
	2 - data carrier detect status
	3 - ring interrupt,
15	4 - clear to send (CTS) drop,
	5 - data set ready (DSR) drop,
	6 - data carrier detect (DCD) drop,
	7 - (not used);
	Byte 3 line control status, where each bit
20	means the the following:
	O - request to send (RTS) set,
	1 - data terminal ready (DTR) set,
	<pre>2 - ping-pong mode enable,</pre>
	3 - MM (loop mode),
25	4 - Auto-Answer enable,
	5 - Ring enable,
	6 - IPL enable,
	<pre>7 - half-duplex;</pre>
	Byte 4 USRT (Universal Synchronous Receiver
30	Transmitter) parameters, where the bits
	have the following meanings:
	O - CRC select,
	1 - CRC select,
	2 - CRC select,
	<pre>3 - idle control (sync or mark),</pre>



10

20

25

30

4 - secondary address enable,

5 - strip sync enable,

 \cdot 6 - bit/byte mode (0/1),

7 - broadcast address enable; and

Byte 5 -- internal baud rate, where the bits are used as specified below:

0 - baud rate,

1 - baud rate,

2 - baud rate,

3 - baud rate

4-7 - receiver residual bit count (hexadecimal)

Sense Transfer Count (14H): The Sense
Transfer Count command causes the byte count of the
last read operation to be transferred into main
memory. This is used with channel programming for
handling multiple buffers. If this command is issued
to a transmitter sub-channel, then a byte count of
FFFFH will be returned.

Load WCS (F1H): The receipt, by the controller, of a Load WCS command will initiate transfer of the firmware across the IOP bus into the controller RAM 28. The format of the load information is as follows: the first byte of each record will contain a byte count followed by a 2 byte address, then data in accordance with the byte count, and finally a check-sum byte. If the load information is verified, then channel end/device end (CE/DE) status will be returned to the IOP and control will be given to the WCS firmware. Otherwise, channel end/device end/unit check (CE/DE/UC) status will be returned.



10

15

30

The software should then reissue the WCS load. The WCS command can be issued only to device 0.

Remote IPL: The Remote IPL capability is enabled by insertion of a jumper on the controller board. When this jumper is installed for a particular port, that port is -- on occurrence of "power up", "interface clear", or "selected controller clear" -- initialized with the following conditions: Bit-Oriented Protocol (BOP); CRC-CCITT-1; Secondary Address Recognition disabled; Full-Duplex operation; Idle Mark; Data Terminal Ready (DR); Request To Send (RS); and Auto-Answer enabled.

Status Responses: The multiplexer 10 returns status responses, the meaning of each bit of each status response returned by the multiplexer being as follows: bit 7 - Busy, bit 6 - Status Modifier, bit 5 - not used, bit 4 - Attention, bit 3 - Channel End, bit 2 - Device End, bit 1 - Unit Check, and bit 0 - Unit Exception.

The following are possible status responses, along with the conditions that cause them. The abbreviations that are used are: CE - Channel End, DE - Device End, UE - Unit Exception, UC - Unit Check, ATTN - Attention, SM - Status Modifier, and B - Busy.

 $\underline{\text{OCH (CE/DE)}}$: Normal ending status or error free operation.

ODH (CE/DE/UE): CRC error detected.

(Note: This status only has meaning at the end of a read operation. It is not defined for other commands.)

<u>OEH (CE/DE/UC)</u>: error condition detected. Sense data can report specifics. (Note: This status will not be returned when a CRC error is detected on a read.)



25

OFH (CE/DE/UC/UE): CRC error detected during execution of a Read command, and another error condition is also detected (reported in Sense Data). This status will be returned on a "write sub-channel" when the transmission is aborted, and the other "write sub-channel" was actively transmitting; when this condition is reported, the error condition detected on the other transmitting sub-channel is the cause of the abort.

10 <u>1CH (ATTN/CE/DE)</u>: Modem Ring Received. If
Auto-Answer is not set, Sense will indicate Ring-True.
DTR-Not True. If Auto-Answer is set, Sense will
indicate Ring-True, DTR-True.

4CH (SM/CE/DE): will cause Skip IOCD to be 15 performed by the IOP.

50H (SM/ATTN): initiated remote IPL from this device.

8CH (B/CE/DE): for a half-duplex line, a Write command is issued when a Read is in progress, or a Read is issued with a Write in progress.

Long Block Status: The Long Block Status bit will be set by the IOP when a message is terminated and additional data is available from the multiplexer 10. All additional data in the buffer and all incoming data up to the ending flag for the frame being received will be purged. The sense TC will reflect only the data actually returned to the IOP.

Microprogramming

Hardware Addressing: The various components
of the synchronous communications multiplexer 10 are
accessed by the microprocessor 24 via an isolated
addressing scheme. The use of input and output
instructions of the microprocessor instruction set
allows the microprocessor 24 to write to or read from
the register of the peripheral integrated circuits.



Below are the addresses chosen for the various components of the synchronous communications mutliplexer 10.

General Component Addresses: The following general addresses are used, specific registers being chosen by selecting a value for the X bit in the address, as shown in Table 5 below.

TABLE 5

	ADDRESS	ASSIGNMENT
10	0XH	Synchronous Port 0
	1XH	Synchronous Port 1
	2XH	Synchronous Port 2
	3XH	Synchronous Port 3
	4XH	DMA Controller
15	5XH	Interval Timer/Baud Generator
	6XH	Controller Address/EOI/Parity
	7XH	GPIB Controller
	8XH	CRC Generator/Checker Port 0
	9XH	CRC Generator/Checker Port 1
20	AXH	CRC Generator/Checker Port 2
	ВХН	CRC Generator/Checker Port 3
	СХН	Modem Control/Status Port 0
	DXH	Modem Control/Status Port 1
	EXH	Modem Control/Status Port 2
25	FXH	Model Control/Status Port 3

Register Addresses for Synchronous Ports: The following table gives the addresses for specific read and/or write addresses of each port. It is to be noted that the



first hexadecimal character is defined according to port number, as in Table 5 above.

TABLE 6

	ADDRESS	<u>OPERATION</u>	INTERNAL REGISTER
5.	хон	Read	Receive Data/Status (LS)
	X1H	Read	Receive Data/Status (MS)
10	х2н	Read/Write	Transmit Data/Status (LS)
	хзн	Read/Write	Transmit Data/Status (MS)
	X4H	Read/Write	Parameter Control - PCSAR (LS)
15	Х5Н	Read/Write	Parameter Control - PCSAR (MS)
	Х6Н	Read/Write	Parameter Control - PCR (LS)
20	х7н	Read/Write	Parameter Control - PCR (MS)

DMA Controller Addressing: The internal
registers of (A0-A7) of the DMA controller 20 are
addressed for read/write operations in accordance
with a given address and the state of a flip-flop
(F/F), as follows:



-28-

TABLE 6a

	ADDRESS	<u>F/F</u>	OPERATION	INTERNAL REGISTER
5	40H	0	Read/Write	Read/Write A0-A7 in the Current Address Register For Channel 0
10	40H	1	Read/Write	Read/Write A8-A15 in the Current Address Register for Channel 0
15	41H	0	Read/Write	Read/Write W0-W7 in the Current Word Count Register for Channel 0
	41H	1	Read/Write	Read/Write W8-15 in the Current Word Count Register for Channel 0

Table 6 is, it should be understood, a partially completed table, in that the table should be completed for addresses 42H, 43H, 44H, 45H, 46H and 47H, for both states (0 and 1) of the F/F. The second bit (x) of address 4xH indicates the A registers when it is even and the W registers when it is odd. The further bit F/F indicates the lower set of registers (A0-A7 or W0-W7) when it equals 0, and the upper registers (A8-A15 or W8-W15) when it is set to 1. Moreover,



30

when the second bit of the address equals 2 or 3, channel 1 address registers or word count registers are accessed, while when the second bit equals 4 or 5, channel 2 registers are accessed, and so forth.

Table 6 should be further completed as follows:

TABLE 6b

				INTERNAL
	ADDRESS	<u>F/F</u>	OPERATION	REGISTER
	48H	-	Write	Write Command
10				Register
	48H	-	Read	Read Status
				Register
	49H	-	Write	Write Request
		·		Register
15	4AH	-	Write	Write Set/Reset
			•	Mask Register
	4BH	-	Write	Write Mode
	_		•	Register
	4CH	-	Write	Clear Internal
20		-		<pre>Flip-Flop (F/F)</pre>
	4DH	-	Write	Master Clear
	4DH	-	Read	Read Temporary
			•	Register
	4FH	-	Write	Write Mask
25				Register

IOP Channel Bus Interface Addressing: A scheme similar to that described above for the DMA controller 20 is established for the GPIB 14, as follows: address 70H = read data in register or write data from register, 71H = read interrupt status 1 register or write interrupt mask 1 register, 72H =



10

read interrupt status 2 register or write interrupt
mask 2 register, 73H = read serial poll status register
or write serial poll mode register, 74H = read address
status register or write address mode register, 75H =
read command pass-through register or write auxiliary
mode register, 76H = read address 0 register or write
address 0/1 register, 77H = read address 1 register
or write EOS register. In the latter regard, it is
to be understood that the particular operation (read/
write) is designated and is taken into account with
the address.

CRC Generation and Checking Logic Addressing: The addressing for the CRC generation and checking logic proceeds according to the following table:

15 <u>TABLE 7</u>

	ADDRESS	OPERATION	INTERNAL REGISTER
	хон	Read	Read Character Register
20	ХОН	Write	Write Character Register if MR1,0 do not equal 00, or write character class array if MR1,0 equal 00
25	XIH	Read Write	Read Status Register Write Command Register
	X4H X4H	Read Write	Read Mode Register Write Mode Register
30	X5H X5H	Read Write	Read BCC - Upper/Lower Write BCC - Upper/Lower



Interval Timer/Baud Generator Addressing:
The interval timer/baud rate generator 30 is addressed at two locations, a control port and a data port, as follows:

5	TABLE 8
---	---------

-	ADDRESS	OPERATION	INTERNAL REGISTER
	50H	Read	Transfer Data Register Addressed by Data Pointer to Data Bus
10	50H	Write	Transfer Data Bus to Data Register Address- ed by Data Pointer
	51H	Read	Transfer Status Register to Data Bus
15	51H	Write	Transfer Data Bus to Command Register

End Or Identify (EOI) Control Addressing:
The EOI logic circuitry 16 is controlled by write
commands to address 60H in the following manner:

20 TABLE 9

	ADDRESS	OPERATION	DATA	FUNCTION
	60H	Write	17H	Enable EOI Detection
25	60Н	Write	07H	Disable EOI Detection



10

20

25

-32-.

Controller Address and Downline Load Remote
(IPL): The controller address is read from a set of
four jumpers as a hex code between 00H and 0FH. The
address is read by performing a port read to address
60H. The address will be contained in the lower four
bits of the data word obtained. The upper four bits
will contain information showing which ports are
configured for downline load (remote IPL). Addressing
is carried out in accordance with the following
scheme:

TABLE 10

	ADDRESS	OPERATION	FUNCTION
	60H	Read	Controller Address (Lower 4 Bits)
15	60H	Read	Downline Load (Upper 4 Bits)

Bus Parity Reset: The bus parity error interrupt is reset by writing to location 60H in accordance with the following: address = 60H, operation = WRITE, data = 01H, function = reset bus parity interrupt.

Modem Control Registers: The four sync communications control registers are write-only facilities which allow the firmware to change the modem control signals for each communications line. The registers for ports 0 through 3 are accessed by performing a "port write" to addresses CO, DO, EO and FO, respectively. The format for these registers is given in the following table:



-33-

TABLE 11

		BIT· `					
TYEN	RXEN	RIEN	TIEN	MM	N/U	DTR	RTS

Where TXEN = Transmitter Enable, RXEN = Receiver Enable,
RIEN = Ring Enable, TIEN = Transmitter Interrupt Enable,
MM = Maintenance Mode, DTR = Data Terminal Ready,
RTS = Request To Send, and N/U = (Not Used).

Modem Status Registers: The four controller
modem status registers are read-only facilities which
allow the firmware to ascertain the status of each port.
These registers are accessed via a "port read" to
addresses CO, DO, EO and FO for ports 0-3, respectively.
The following bits are defined:

15	TABLE 12							
	BIT <u>7</u>	BIT 6		BIT				BIT _0
	PXACT	TXACT	TSU	RXSTA'	T RI	DCD	DSR	CTS

Where RXACT = Receiver Active, TXACT = Transmitter Active,

TSU = Transmitter Underrun, RXSTAT = Receiver Status Available,

RI = Ring In, DCD = Data Carrier Detect, DSR = Data
Set Ready,

25 and CTS = Clear To Send.

20



-34-

Interrupt Level Assignments: The following list gives the micro-interrupt level assignments in the synchronous communications multiplexer 10. The lowest level (on a numerical basis) represents the highest priority.

TABLE 13

LEVEL	ASSIGNMENT
0	Bus Parity Error
1	Not Assigned
10 2	Not Assigned
3-6	Ports 0-3 - Transmitter Empty
7 - 9, A	Ports 0-3 - Receiver has
15 B-E	Ports 0-3 - Transmitter Underrun
F, 10-12	Ports 0-3 - CRC Interrupt
13-16	Ports 0-3 - Receiver Status
20 17-19, 1A	Ports 0-3 - Ring Received
18	Interval Timer Interrupt



15

-35-

	1C	Not Assigned
	1D .	Transfer Complete Inter- rupt (Unisync)
	1E	GPIB Interrupt
5	1F	EOI Interrupt

Sub-channel Allocation: There are a total of sixteen (16) sub-channels in the synchronous communications multiplexer. Four sub-channels per port are allocated, two for transmission and two for receive. The two transmission sub-channels per port allow higher throughput. Thus, a message will be sent from one sub-channel and, while status is being posted, the other sub-channel can be transmitting. Each port has two receive sub-channels. One sub-channel handles only information frames and the second sub-channel handles supervisory operations needed for maintaining link integrity. The following table indicates the sub-channel allocations for the synchronous communications multiplexer:

20 <u>TABLE 14</u>

	SUB-CHANNEL	FUNCTION	PORT
	0	Information Frame Receive	0
	1	Supervisory	0
	2	Transmit A	0
25	3	Transmit B	0
	4-7	Information Frame Receive,	1
	•	etc.	



10

15

20

8-9, A-B Information Frame Receive, 2 etc.

C-F Information Frame Receive, 3 etc.

Multi-Purpose (MP)Bus Transfers: Information transfers can be initiated by either the input/output processor (IOP) or the synchronous communications multiplexer (SCM). In the following sections, a description of each type of transfer is given.

Control Signal Transfer (EOM or DCR): This transfer is initiated by the IOP. There are two types of control signal transfers used. One is used to signal end of message (EOM), and the other is for device clear (DCR). The End of Message (EOM) control signal transfer is used by the IOP to signal that the transfer for the addressed device is complete. The Device Clear (DCR) transfer causes a specific device (multiplexer port) to be cleared. Each of these control signals will be passed to the MPU 24 by the GPIB 14. The control signals will be available in the command pass-through register, and their presence will be indicated by the status bit in the interrupt status register 1. The device address, however, is passed to the MPU as data.

25 Controller Reset Transfer (SCC): This transfer is initiated by the IOP. It requests the multiplexer to reset itself. The SCC control signal will be interpreted by the GPIB 14, and its occurrence will be indicated to the MPU 24 by the setting of the 30 DEC status bit in the interrupt status register 1.

Command Transfer (ESC): This sequence is initiated by the IOP. It is used to transfer commands to the synchronous communications multiplexer. The



20

25

30

ESC control signal will be passed to the MPU 24 in the command pass-through register. Both the command byte and the device address will be passed as data.

Service Request: This sequence of transfers is initiated by the synchronous communications multiplexer 10. It is used to request service from the IOP.

MP Bus Data Transfer

Output Transfer (Write): Various bus

10 cycles occur during an output from the IOP to the synchronous communications multiplexer 10 via the MP bus. The EOI line is driven by either the IOP or the synchronous communications multiplexer 10 on the last data byte transferred to indicate the end of the current block transfer.

Input Transfer (Read): During a data transfer from the SCM to the IOP via the MP bus, the EOI line is driven by either the IOP or the synchronous communications multiplexer 10 to indicate the end of the current block transfer.

The composition and operation of the synchronous communications multiplexer 10 of Figure 1 will now be described in more detail with reference to the figures of the drawings.

As stated above, Figure 2 is a diagram of the GPIB 14 of Figure 1. As seen therein, the GPIB 14 generally comprises a GPIB device 50, an online/offline switch 52, MP bus drivers 53, and MP bus receivers 54. The latter arrangement, as depicted in Figure 2, constitutes an interface to the multi-purpose (MP) bus. More specifically, the GPIB controller 14 coordinates control information and data transfer between the IOP (input/output processor) and the SCM (synchronous communication multiplexer).



15

20

25

30

35

Further describing the GPIB 14, MP bus activity is controlled by the IOP of the overall system (not shown). The IOP sends control information to the SCM 10 (Figure 1) by placing the information on data lines, and setting certain MP bus control lines that indicate the presence of control information on the bus. The GPIB 14 (Figure 2) responds by accepting the information, and then interrupts the MPU 24 (Figures 1 and 8) with a status indicator, indicating that control information is available.

The MPU 24 (Figures 1 and 8) indicates that it is ready to receive data from the IOP, or to send data or status information to the IOP, by instructing the GPIB 14 (Figure 2) to set a Service Request control line on the MP bus. The IOP (not shown) responds by allowing the GPIB 14 (Figure 2) to transfer the data or status information.

When status is to be transferred, an interrupt (see interrupt logic 36 of Figure 12) is generated by the MPU 24 (Figure 8). The MPU 24 responds by providing a status byte as an output.

when data is to be transferred, the GPIB 14 performs a DMA (direct memory access -- see Figures 5A and 5B) operation. A DMA request is generated for each byte to be transferred. The DMA controller 20 (Figures 1 and 5A) responds by returning an acknowledge signal, and transfers the data byte between the GPIB 14 and internal RAM (random access memory) 28 (Figures 1 and 10). The GPIB 14 controls the control line "handshake" for transfers on the MP bus.

The online/offline switch 52 of the GPIB 14 (Figure 2) allows the SCM 10 (Figure 1) to be switched to an inactive (offline) state. As also indicated in Figure 2, and as indicated above, it is the GPIB device 50, within the overall GPIB controller 14,



10

15

20

25

30

which generates the DMA request and GPIB interrupt control signals. Furthermore, the MPU I/O (input/output) control signals, the DMA acknowledge signal, the MPU address information, and the MPU data are also received by the GPIB device 50. Finally, transmission and reception of MP data via the MP bus drivers 53 and MP bus receivers 54, respectively, are controlled by the GPIB device 50, which generates the MP bus control signals provided, inter alia, to the MP bus drivers 53 and MP bus receivers 54. Bus parity bits are provided by the MP bus receivers 54 to the MP bus drivers 53.

Figure 3 is a diagram of the EOI logic 16 of Figure 1. As seen therein, the EOI logic 16 generally comprises the EOI generation logic 60 and the EOI detection logic 62.

used on the MP bus to indicate the end of a data burst. The EOI generation logic 60 is capable of generating the EOI signal to indicate completion of the current data burst. The EOI detection logic senses the occurrence of EOI, whether generated by the multiplexer 10 or generated by the IOP. Upon detection of EOI, an interrupt (see the interrupt logic 36 of Figure 12) is generated by the MPU 24 (see Figures 1 and 8), and the occurrence of the EOI interrupt allows the MPU 24 to perform an orderly termination of the data burst.

The EOI generation logic 60 sets the EOI when the DMA controller 20 (Figure 5) indicates that it has reached the end of operation. The EOI signal is reset after it has been recognized on the MP bus.

The EOI detection logic 62 is selectively enabled during a data transfer (see ENABLE EOI PULSE



ORDER in Figure 3). When enabled, this causes monitoring of the EOI to take place. When the EOI is sensed, the MPU 24 (Figure 8) selectively disables the EOI detection logic 62 until another data burst is started. This selective enabling and disabling insures that the EOI interrupt will only be generated so as to signal the end of a data burst for this particular synchronous communications multiplexer, and indications for other multiplexers will be ignored.

Figure 4 is a diagram of the parity logic 18 of Figure 1. As seen therein, the parity logic 18 includes a parity generator/checker 70 and a parity error interrupt device 72.

The parity logic 18 generates a parity bit (odd parity) for each data byte outbound to the MP 15 bus, and checks for correct parity on data inbound from the MP bus. If incorrect parity is sensed on the inbound data, a parity error interrupt is generated by parity error interrupt device 72, and is transmitted to the MPU 24 (Figure 8). This interrupt will cause 20 the error recovery procedures to be invoked by the MPU 24. Parity checking is performed by the parity generator/checker 70 in accordance with its two inputs, BUS PARITY BIT 2 and MP DATA BUS 2, respectively. A parity error is indicated via output ERROR 25 provided by the checker 70 to the parity error interrupt device 72. Parity generator checker 70 and parity error interrupt device 72 are conventional devices, well known to those of skill in the art, and readily 30 available in the marketplace.

Figure 5A is a diagram of the direct memory access (DMA) controller 20 of Figure 1, while Figure 5B is a timing diagram relating to the data transfer cycle of the DMA controller 20.



10

15

20

25

30

35

As seen in Figure 5A, the DMA controller 20 basically comprises a DMA controller unit 80 and an address latch 82. The DMA controller unit 80 is implemented, in a preferred embodiment, by the AMD 9517A device, which is a conventional device available in the marketplace.

The DMA controller unit 80 controls data transfer between the RAM 28 (Figures 1 and 10) and the I/O devices. Two I/O devices support DMA transfers, the GPIB 14 and the port 3 (element 41 in Figure 1). Prior to executing a DMA transfer, the MPU 24 must specify to the DMA controller 20 the starting RAM address of the transfer and the byte count of the transfer.

A DMA transfer occurs when the I/O device sets the DMA request signal, provided to the DMA controller unit 80 (Figure 5A). The DMA controller unit 80 then sets the bus request (see output BUS REQUEST of controller unit 80) to the MPU 24. The MPU 24 relinquishes control of the MPU data bus and the MPU address bus, and returns a Bus Acknowledge signal to the DMA controller unit 80. The DMA controller unit 80 then performs a data transfer, the timing of which is shown in Figure 5B.

A 16-bit address is used to specify the RAM address. Referring to Figure 5B, the upper eight bits (bits 8-15) of this address are set on the data bus by the DMA controller unit 80 during period S2. This bits are then strobed into an external register, and gated onto the MPU address bus. The lower eight bits (bits 0-7) of the address are gated directly onto the MPU address bus during periods S2-S4.

The I/O device is "addressed" by returning the DMA acknowledge signal. This technique requires that the I/O device recognize that it is being granted



10

15

20

25

30

35

the DMA cycle when the DMA Acknowledge signal is true. Depending upon the direction of the data transfer, the DMA controller unit 80 will initiate a RAM read operation and an I/O write operation, or a RAM write operation and an I/O read operation. At the completion of the operation, the DMA controller unit 80 resets the Bus Request line, thereby allowing the MPU 24 to continue execution. Address latch 82 merely serves to latch an address provided to or from the DMA unit 80 (see input/ output MPU DATA BUS), and provides the latched address either to the DMA controller unit 80, or as output MPU ADDRESS BUS.

Figure 6 is a diagram of the device select 22 of Figure 1. As seen therein, the device select unit 22 comprises device address switch unit 90, device select logic 92 and port clock multiplexer 94, and actually performs the functions of device selection, device addressing, and port clocks selection.

The device select logic 92 decodes the MPU address bus information (provided as an input thereto) so as to generate device select signals on the device select lines as shown. These signals are used when the MPU 24 programs the I/O devices using IN or OUT instructions.

Device address switches 90 identify the address used by the IOP when signalling the multiplexer 10 to send or receive data on the MP bus. The MPU 24 reads these switches, via MPU data bus connected to the device address switches 90, when the controller is "powered up" or reset, and loads the address specified into the GPIB 14 (Figures 1 and 2).

Port clock multiplexer 94 is used during diagnostic operations to provide a serial transmit and receive clock to the ports 38-41 (Figure 1) in a manner independent of the externally connected devices.



10

30

35

During normal operation, the externally connected devices are expected to provide the transmit and receive clocks, and the port clock multiplexer 94 is not needed.

Figure 7 is a diagram of the level/pulse orders 34 of Figure 1. As seen in Figure 7, the level/pulse orders 34 comprises two elements: a decoder 100 and a flip/flop 102. The decoder is an 74LS138. The flip/flop is an 74LS74.

The level/pulse orders 34 allows the MPU 24 to set and reset, and to enable interrupt signals. A level order is provided to allow the MPU 24 to hardware clear the logic in the synchronous communications multiplexer.

Level order 0 is used to turn on a light 15 emitting diode (LED). Pulse order 1 is used to reset the parity error flip/flop 72. Pulse order 2 is applied to flip/flop 102 to initiate a hardware reset of the SCM. Pulse order 3 is applied to DMA logic 80 to reset the "transfer complete interrupt". Level 20 order 4 is applied to DMA logic 80 to inhibit the DMA request from the GPIB. Level order 5 is used to terminate the hardware reset condition initiated by pulse order 2. Level order 6 is applied to the DMA logic 80 to enable the DMA request from the GPIB. 25 Level order 7 is used to enable the EOI detection logic 62.

Figure 8 is a diagram of the configuration of the microprocessor unit (MPU) 24 of Figure 1. As seen in Figure 8, the MPU 24 comprises a microprocessor unit 110, which is preferably a Zilog Z80A, and a clock unit 112.

The MPU device 10 is the primary control element in the SCM 10 of Figure 1. The MPU device 110 is a general microprocessor unit, the programs



10

15

20

25

30

35

executed by the MPU 110 residing either in PROM 26 (Figures 1 and 9) or RAM 28 (Figures 1 and 10). These programs control the movement of data between the GPIB 14 (Figures 1 and 2) and the ports 38-41 (Figures 1 and 13A). The MPU 110 also handles the parameters (line control/mode control) specified by the "host" resident software.

The MPU 110 executes four different types of commands: control commands, sense commands, write commands, and read commands.

Control commands are issued to specify the communication line parameters. These parameters include bit-oriented mode, byte-oriented mode, bits per character, sync character, end of message characters, maximum transfer count, baud rate, error detection algorithm, and other operating mode characteristics. Subsequent read and write commands are processed in accordance with these parameters.

Sense commands provide extended status information. Extended status information includes any error or exception conditions, and the current settings of the modes specified by the control commands.

Write commands signal the MPU 24 to transfer data outbound to the ports 38-41. The MPU 24 first instructs the GPIB 14 to transfer data from the MP bus to the RAM 28. When all data has been transferred to the RAM 28, the MPU 24 initiates an output operation to the port (ports 38-41). The output to the port proceeds in one of two ways: (1) when operating in the "quad" mode of operation, an interrupt is generated by the port for each character required, and the MPU 24 responds by providing a character as an output to the port; (2) when operating in the "uni" mode, the MPU 24 loads the address and byte count of the data block to be transferred into the DMA controller 20,



20

25

and the MPU 24 then initializes data transfer to the port, and allows the operation to proceed as a DMA operation.

If a "ping-pong" mode of operation is

specified, two write commands can be activated
simultaneously. Each is issued by the "host" software
to the different logical subchannel of the synchronous
communications multiplexer 10. The data transferred
to the port will be between the two logical subchannels.

This technique (known as "transmitter queueing")
allows messages to be transmitted with minimum time
between message blocks. The result of "transmitter
queued" operation is minimum communication line
overhead and maximum communication line efficiency.

Read commands signal the MPU 24 to transfer data inbound to the MPU bus. If a message has previously been received and is located in the RAM 28, it will immediately be transferred to the MP bus. If a message has not been received, the next inbound message will be transferred in response to the read command.

The MPU 24 communicates with other elements in the synchronous communication multiplexer 10 across the MPU data bus and the MPU address bus. The MPU address bus, together with memory control or MPU I/O control, specifies the device or devices, data being transferred both into and out of the MPU data bus.

Several elements in the synchronous communications multiplexer 10 are capable of generating
interrupts to the MPU 24. In response to the interrupt,
the MPU 24 transfers program execution control to an
interrupt handler routine resident in the PROM 26 or
RAM 28. This provides for timely response to events
occurring at the I/O devices.



10

15

20

25

30

35

The DMA controller 20 uses the MPU address bus, the MPU data bus, the memory control and the MPU I/O control when performing a DMA data transfer (see Figures 5A and 5B). To gain control of these busses and the control lines, the DMA controller 20 sets Bus Request provided to the MPU 24. After the busses and control lines are made available, the MPU 24 returns Bus Acknowledge to the DMA controller 20. This signals DMA controller 20 to proceed with the operation. At the completion of the DMA data transfer, the DMA controller 20 resets Bus Request, and this signals the MPU 24 to proceed with its operation.

Figure 9 is a diagram of the programmable read-only memory (PROM) 26 of Figure 1. As seen therein, the PROM 26 basically comprises individual PROM's 120 and PROM select device 122.

The PROM 26 contains non-alterable microcode. Included in this microcode are power up/reset routines, MP bus handling routines, and microcode load routines.

The power up/reset routines initialize the elements in the synchronous communications multiplexer 10, and condition the multiplexer 10 to receive a microcode load sequence.

The MP bus handling routines control and respond to the GPIB 14 (Figures 1 and 2). The routines are available to the operating microcode, loaded in the RAM 28 (Figures 1 and 10) during a microcode load operation, so as to handle MP bus transactions.

The microcode load routines recognize a microcode load command from the "host" software. The MPU 24 (Figures 1 and 8) loads the new microcode into the RAM 28 (Figures 1 and 10), and transfers control to the new code at the end of the load operation.

Figure 10 is a diagram of the RAM 28 of Figure 1. As seen therein, the RAM 28 generally



10

15

20

25

30

35

comprises RAM bank 130, RAM control and timing unit 132, and parity generator checker 134.

The microcode is loaded into and executed from the RAM 28. A total of 64K bytes of RAM are available for the storage of instructions and data.

The RAM banks 130 or memory elements form the storage section of the RAM 28, the RAM bank 130 containing nine memory elements. Eight of these elements store the instruction and data bytes, with the ninth element storing a parity bit used to insure data integrity.

The RAM control and timing logic 132 converts the memory control lines and the MPU address bus into address and control lines conforming to the requirements of the RAM banks or elements 130. The select lines of the PROM 26 (Figures 1 and 9) signal the RAM control and timing logic 132 that a PROM access is in progress. The RAM control and timing logic 132 is disabled during PROM accesses.

The parity generator/checker logic 134 generates a parity bit during RAM writes, and checks for odd parity during RAM reads. If even parity is detected on a RAM read, a parity error interrupt is generated to the MPU 24. The MPU 24 must respond to this error condition with an error recovery procedure.

Figure 11 is a diagram of the interval timer and baud generator 30 of Figure 1. As indicated therein, the interval timer/baud rate generator 30 preferably comprises an AMD 9513 device. This device contains five individual timers, as is well known in the art. Each internal timer can be programmed to operate in a number of different modes. The timers can be programmed to accept their inputs from an internal oscillator, or from one of several external sources. Gate inputs are available to enable and



15

20

25

30

35

disable the timers. Each timer output can be selected to be a pulse output, a square wave, or a complex duty cycle waveform.

The synchronous communications multiplexer

10 uses one of the timers as an interval timer. The
output of this timer generates an interrupt (TIMER

INT.) to the MPU 24 at regular time intervals. The
MPU 24 uses this interrupt for its timed functions.

The input selected for this timer is the MPU clock.

The remaining four timers are used to generate baud rate clocks for the ports 38-41. Each of these timer inputs is selected in accordance with the baud clock, and the timers are then set according to the baud rate selected for the ports. The outputs of these timers are said to generate a square wave, the square wave being available at the port interface (see Figure 13A) and at the port clock select multiplexer (see Figure 6).

Figure 12 is a diagram of the vectored interrupt logic 36 of Figure 1. As seen therein, the interrupt logic 36 comprises various interrupt latches 140, interrupt encoders 142, and a buffer 144.

The interrupt logic 36 latches (via interrupt latches 140) the condition of the interrupt lines, and encodes the highest priority active interrupt in a form which is recognizable by the MPU 24, and to which the MPU 24 can respond. Interrupt logic 36 sets the MPU interrupt lines, via interrupt encoders 142 and the output MPU INTERRUPT, when any interrupt is active.

The condition of the interrupt lines is latched by the interrupt latches 140, with the encoders 142 recognizing the highest level of interrupt currently active. This interrupt is converted to a unique 7-bit number, and the MPU interrupt line is set.



10

15

20

25

30

When the MPU 24 recognizes the interrupt, it acknowledges the interrupt, and provides the interrupt level (the 7-bit number) as an input from the data bus. The number identifies the memory location which contains the vector pointing to the interrupt handler. The MPU 24 passes control to the interrupt handler, which proceeds to service the interrupting condition.

Figure 13A is a diagram of the communication ports 0, 1 and 2 of Figure 1, while Figure 13B is a diagram of the communication port 3 of Figure 1. As seen in Figure 13A, each port 38-40 consists of a Signetics 2652 USRT (Universal Synchronous Receiver Transmitter) 150, discrete modem control logic 152, a polynomial generator checker (CRC) 154 (which is preferably a Signetics 2653 polynomial generator checker), port drivers 156, and port receivers 158.

The USRT 150 performs the serial-to-parallel and parallel-to-serial conversion of data. The mode of conversion is programmed in the USRT 150 by the MPU 24. Mode parameters that can be programmed include broadcast address recognition, bit-oriented mode or byte-oriented mode, idle pattern (synch or mark) and error control (CRC VRC).

Ports 0, 1 and 2 are configured for operation at speeds below 20,000 bits per second. Data transfer is accomplished by the ports generating an interrupt to the MPU 24 for each data byte to be transferred. The MPU 24 interrupt handler is responsible for transferring data and managing the message.

The modem control logic 152 handles the following port interface lines: RING DETECT, REQUEST TO SEND, DATA TERMINAL READY, DATA CARRIER DETECT, DATA SET READY, and CLEAR TO SEND. The occurrence of the RING DETECT signal causes an interrupt to the MPU



25

30

24. The remaining signals are either set/reset or monitored by the MPU 24 during normal operation.

The CRC circuit 154 has been included to handle the IBM BISYNC BCC (Block Check Character). Upon detection of an error, this circuit 154 will generate an interrupt to the MPU 24.

The port drivers 156 and port receivers 158 convert the internal signal levels (TTL compatible) to EIA RS423-compatible signals.

10 It will be noted, from Figure 13A, that ports 1 and 2 (reference numerals 160 and 162, respectively) are understood to be configured in the same manner as port 0 (consisting of elements 150, 152, 154, 156 and 158). It is also to be understood, with reference to Figure 1, that the modem control and line interface 32 corresponds to the modem control logic 152 of each port in Figure 13A, and that the drivers and receivers 42-45 in Figure 1 correspond to the port drivers 156 and port receivers 158 of each port in Figure 13A.

As seen in Figure 13B, port 3 (reference numeral 41 in Figure 1) comprises USRT device 170, modem control logic 172 (included within modem control and line interface 32 of Figure 1), CRC device 174 and port drivers 176 and port receivers 178 (included within driver and receiver 45 of Figure 1).

Basically, port 3 is configured and operates in the same manner as ports 0, 1 and 2, with the following exceptions.

Port 3 (Figure 13B) can be configured to be operated at speeds up to 56,000 bits per second.

Moreover, when operating between 20,000 bits per second and 56,000 bits per second, data transfer is controlled by the DMA controller 20 (Figures 1 and



10

15

20

25

30

5). When operating below 20,000 bits per second, data transfer is controlled by interrupt logic 36 (Figures 1 and 12), as is the case with ports 0, 1 and 2 of Figure 13A, or by DMA controller 20 (Figures 1 and 5).

The drivers 176 and receivers 178 of port 3 of Figure 13B can be configured either as EIA RS423-compatible or EIA RS422-compatible devices. When operating above 20,000 bits per second, the drivers 176 and receivers 178 must be configured as an EIA RS-422 interface.

Operation of the synchronous communications multiplexer 10 is as follows. When the SCM 10 is powered on, and whenever the SCM 10 receives a hardware reset signal, the MPU 24 initializes the elements of the SCM 10. The microcode that executes this sequence is located in the PROM 26. At the end of this sequence, the SCM 10 is prepared to accept a Load Writable Control Store command. The SCM 10 is also prepared to accept a remote IPL sequence from those ports (ports 0-2 of Figure 13A) which are configured for such an operation (see Figure 6).

A remote IPL is initiated across a communication line when a unique message is received by the SCM 10. The IPL sequence causes the "host" processor to be "bootstrap" loaded.

The Load Writable Control Store command causes the SCM 10 to be loaded with operating microcode. When the SCM 10 receives the WCS command, it accepts data from the MP bus. The data received is in the following format:

[BC] [ADDRESS] [... DATA ...] [CS]



15

20

25

30

35

The SCM 10 loads data to the RAM 28, the address in the RAM 28 being specified in each data frame. The final data frame in the load sequence contains a zero byte count and the execution starting address. When the MPU 24 detects this zero byte count, execution is passed to the starting address. Following the LWCS command execution, the SCM 10 is prepared to accept Mode Control commands. Mode Command specifies the characteristics of the line protocol and communication line configuration to be handled. The Mode Command initializes the line to begin data transfer across the link.

A Line Control command is available to allow the "host" software to set and reset communication control lines and to set the "ping-pong" mode of cperation. The "ping-pong" mode is a special transmitter mode for high efficiency transmission. This is further discussed in the next several paragraphs.

The primary purpose of the SCM 10 is to transmit and receive data across a communication link. The SCM 10 transmits data when it receives a Write command. Upon receipt of the Write command, the MPU 24 instructs the GPIB 14 to transfer data to the RAM 28. When the data has been received, the MPU 24 initiates transmission to the port (ports 38-41). The data transmission proceeds either as an interrupt-driven operation (see Figure 12) or as a DMA-type operation (see Figure 5). At completion of the operation, the MPU 24 instructs the GPIB 14 to return a Status byte to the IOP. The Status byte reflects the ending condition of the operation. Any error or exception conditions are reported at this time.

To achieve high transmission line efficiency, the SCM 10 provides for an operation referred to as "transmitter queueing". This operation allows two



10

write operations to be active simultaneously. The "ping-pong" mode of operation which is established with the line control command evokes "transmitter queueing". "Transmitter queueing" requires that the write commands be issued to alternate subchannels in the SCM 10. Operating in this mode allows the SCM 10 to pre-fetch outgoing messages, and to initiate a transmit to the communication line immediately upon completion of the previous transmit operation.

A comparison of Queued and Non-Queued operations is facilitated by reference to Table 15 below.

TABLE 15

Normal (Non-Queued) Operation:

15 Host event: Command Status-Command Status

Controller: [fetch data] [fetch data]

Comm line: [transmit] [transmit]

Queued Operation:

Host event 0: Command Status-command

20 Host event 1: Command Status-command

Controller 0: [fetch] [fetch]

Controller 1: [fetch] [fetch]

Comm line: [Trans 0] [Trans 1] [Trans 0]

[Trans 1]



10

15

20

25

30

In normal operation, the sequence of events is as follows: (1) the host software issues a Write command; (2) the SCM 10 fetches data from the IOP; (3) the SCM 10 transmits to the communication line; (4) at the completion of operation, status is returned to the host software; (5) the host issues a new Write command.

In Queued operation, the sequence is as follows: (1) the host issues a Write command to the TXO; (2) the SCM 10 fetches the TXO data from the IOP, and the host issues a Write command TX1; (3) the SCM 10 transmits TXO data to the communication line, and the SCM 10 fetches TX1 data from the IOP; (4) at the completion of the TXO transmit, the TX1 transmit is initiated, and status is returned for TXO; (5) a new Write command is issued to the TXO; (6) the SCM 10 fetches data for the TXO; and (7) at the completion of the TX1 transmit, the TXO transmit is initiated, and status is returned for the TX1.

Transmitter-queued operation allows the communication line that was idle during normal operation to be used to transmit data. This results in high line utilization and high communication line efficiency.

Receiver operation is as follows. Data is input from the port (one of ports 38-41 of Figures 1 and 13A) to the RAM 28 (Figures 1 and 10) as messages are received on a line. Data is transferred to the GPIB 14 (Figures 1 and 2) in response to Read commands.

If a Read command is pending when a message is received, it is immediately transferred to the GPIB 14 (Figures 1 and 2). If no Read command is pending, it is stored in the RAM 28 (Figures 1 and 10) until a Read command is received. This feature



provides a level of buffering between a communication line and a host processor.

While preferred forms and arrangements have been shown in illustrating the invention, it is to be clearly understood that various changes in detail and arrangement may be made without departing from the spirit and scope of this disclosure.



-56-

Claims

. 1. A synchronous communications multiplexer capable of connecting a plurality of synchronous communications lines to a multi-purpose bus, comprising:

a microprocessor;

interface means for interfacing the microprocessor to the multi-purpose bus;

memory means for storing data;

direct memory access controller means for transferring data between the multi-purpose bus and the memory means;

output ports;

port interface means for transferring data
to and receiving data from the output ports, and
including a modem control and line interface circuit
for generating and detecting various control signals
which control the transmission and reception of data
within the multiplexer.

- 2. The multiplexer of claim 1, wherein said multiplexer operates in accordance with at least one parameter, and wherein said multiplexer further comprises selection means for software-selection of said at least one parameter.
- 25 3. The multiplexer of claim 1, wherein said multiplexer is capable of multi-protocol operation.
 - 4. The multiplexer of claim 3, wherein said multiplexer is capable of operating in a bit protocol mode of operation.
- 30 5. The multiplexer of claim 3, wherein said multiplexer is capable of operating in a remote initial program load mode of operation.



10

30

- 6. The multiplexer of claim 3, wherein said multiplexer is capable of operating in a transmitter queueing mode of operation.
- 7. The multiplexer of claim 1, further comprising logic means for signalling the end of a data burst occurring on the channel bus.
- 8. The multiplexer of claim 1, further comprising parity logic means for checking the validity of data received from, and of generating parity for, data transmitted to the ports.
- 9. The multiplexer of claim 1, further comprising multi-mode controller means for controlling the transfer of data between the multi-purpose bus and the memory means.
- 10. The multiplexer of claim 1, further comprising device select logic means for decoding input/output addresses provided by the microprocessor, and for issuing control signals enabling addressed elements of the multiplexer.
- 20 11. The multiplexer of claim 1, further comprising timer/generator means for providing a timer interrupt to the microprocessor so as to establish a clock signal for synchronizing operations of the multiplexer, and also providing further clock signals to the ports for use as internal transmit clocks.
 - 12. The multiplexer of claim 1, wheren said multiplexer is capable of operating in a transmitter queueing mode of operation so that two write operations are carried out simultaneously.
 - 13. The multiplexer of claim 12, wherein said multiplexer includes alternate subchannels, and write commands are issued to said alternate subchannels in the transmitter queueing mode of operation.



AMENDED CLAIMS

[received by the International Bureau on 28 May 1984 (28.05.84); claims 14 to 16 new]

14. A synchronous communications multiplexer as in claim 1 wherein said multi-purpose bus is coupled to at least an input output processor, said input output processor sending and receiving control information and data to and from said synchronous communications multiplexer via said multi-purpose bus, said control information sent by said input output processor including at least a load writable control store (LWCS) command and at least a plurality of mode control commands, said mode control commands specifying the characteristics of the line protocol and communication line configuration related to a specific data communication transfer through said synchronous communications multiplexer, said synchronous communications multiplexer including:

an internal bus coupling said microprocessor, said interface means, said memory means, said direct memory access controller means, said output ports and said port interface means together;

said memory means having stored therein a plurality of microprograms executable by said microprocessor, at least a subset of said plurality of microprograms relating to the initialization, operation and termination procedures for handling said specific data communication transfer with respect to said microprocessor, said direct memory access controller, said output ports and said port interface means;

said microprocessor receiving said LWCS command sent by said input output processor via said interface means and said internal bus and responding thereto by executing one of said subset microprograms to initialize the relevant components, said microprocessor also directing the storage of the data sent by said



WO 84/03016 PCT/US84/00113

input output processor into said memory means via said internal bus in accordance with said one of said subset microprograms;

said microprocessor receiving one of said plurality of mode control commands sent from said input output processor via said interface means and said internal bus and responding thereto by executing another one of said subset microprograms to initialize the relevant components, said microprocessor further directing the transmission of said data sent by said input output processor from said memory means via said internal bus, through said port interface means, and out of said output ports in accordance with the line protocol and communication line configuration corresponding to said one of said plurality of mode control commands.

- 15. A synchronous communications multiplexer as in claim 14 wherein said microprocessor relinquishes control over said internal bus to said direct memory access controller means during the storage of said data sent by said input output processor and during the transmission of said data out of said output ports.
- 16. A synchronous communications multiplexer as in claim 14 wherein a plurality of peripheral devices are coupled to said one of said plurality of devices capable of generating secondary control commands and data and applying said secondary control commands and data at said output ports and said synchronous communication multiplexer including: means for generating status information as part of said microprocessor, said microprocessor sending said status information to said input output processor via said multi-purpose bus, said status information



corresponding to said secondary control commands received by said port interface means via said output ports;

said input output processor generating a response command and sending said response command to said microprocessor via said multi-purpose bus, said interface means and said interal bus; and


said microprocessor responding to said response command by transmitting data originally received by said output ports from said one peripheral device to said input output processor via said memory means, said internal bus and said interface means.




STATEMENT UNDER ARTICLE 19


New dependent claims 14-16 further define the present invention over the art cited in the International Search Report. None of these new claims is believed to require any change in the specification or drawings.


















F16.4 PARITY LOGIC














WTERNATIONAL

7/15


















FIG. 9
PROM (PROGRAMABLE READ ONLY MEMORY)

BUREAU OMPI WIPO WIPO ERNATIONAL









INTERVAL TIMER / BRG (BAUD RATE GENERATOR)

ŝ








ý

8



International Application No 1: CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3 According to International Patent Classification (IPC) or to both National Classification and IPC INT. CL. 3 H04J3/02 U.S. CL. 370/112 IL FIELDS SEARCHED Minimum Documentation Searched 4 Classification Symbols Classification System 370/112,114,80,79,110.1,100 U.S. 364/200,900 Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched 5 III. DOCUMENTS CONSIDERED TO BE RELEVANT 14 Citation of Document, 16 with indication, where appropriate, of the relevant passages 17 Relevant to Claim No. 18 US, A, 4,313,193, (NAKANO et al), X 2-13 26 January 1982 Y US, A, 4,429,382, (GREENSTEIN et al), X,E 2-13 31 January 1984 Y,E 1-13 US, A, 4,121,055, (DOHERTY), Α 17 October 1978 1-13 US, A, 4,071,887, (DALY et al), Α 31 January 1978 US, A, 4,079,452, (LARSON et al), 1-13 Y 14 March 1978 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the * Special categories of cited documents: 15 "A" document defining the general state of the art which is not considered to be of particular relevance invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step earlier document but published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the control of the control o document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family IV. CERTIFICATION Date of Mailing of this International Search Report 2 Date of the Actual Completion of the International Search 2 3 U MAR 1984 20 March 1984 Signature of Authorized Officer 20 International Searching Authority 1 Douglas W. Clus ISA/US