



- (51) **International Patent Classification:** Not classified
- (21) **International Application Number:**
PCT/US2011/026423
- (22) **International Filing Date:**
28 February 2011 (28.02.2011)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
61/309,744 2 March 2010 (02.03.2010) US
13/033,330 23 February 2011 (23.02.2011) US
- (71) **Applicant (for all designated States except US):** **APPLIED MATERIALS, INC.** [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).
- (72) **Inventors; and**
- (75) **Inventors/Applicants (for US only):** **GANGULY, Udayan** [IN/IN]; Department of Electrical Engineering, IIT-Bombay, Powal, Mumbai 400076 (IN). **GUARINI, Theresa Kramer** [US/US]; 3488 Glenprosen Ct, San Jose, California 95148 (US). **ROGERS, Matthew Scott** [US/US]; 248 Pamela Dr., Apt. 30, Mountain View, California 94040 (US). **YOKOTA, Yoshitaka** [US/US];

3602 Ivalynn Circle, San Jose, California 95132 (US). **SWENBERG, Johannes S.** [US/US]; 128 Mary Way, Los Gatos, California 95032 (US). **BEVAN, Malcolm J.** [US/US]; 900 Pepper Tree Ln, #1724, Santa Clara, California 95051 (US).

- (74) **Agents:** **PATTERSON, B. Todd** et al.; Patterson & Sheridan, L.L.P., 3040 Post Oak Blvd., Suite 1500, Houston, Texas 77056-6582 (US).

- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

[Continued on next page]

- (54) **Title:** METHOD AND APPARATUS FOR SINGLE STEP SELECTIVE NITRIDATION




FIG. 1

- (57) **Abstract:** Methods and apparatus for selective one-step nitridation of semiconductor substrates is provided. Nitrogen is selectively incorporated in silicon regions of a semiconductor substrate having silicon regions and silicon oxide regions by use of a selective nitridation process. Nitrogen containing radicals may be directed toward the substrate by forming a nitrogen containing plasma and filtering or removing ions from the plasma, or a thermal nitridation process using selective precursors may be performed. A remote plasma generator may be coupled to a processing chamber, optionally including one or more ion filters, showerheads, and radical distributors, or an in situ plasma may be generated and one or more ion filters or shields disposed in the chamber between the plasma generation zone and the substrate support.



EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

METHOD AND APPARATUS FOR SINGLE STEP SELECTIVE NITRIDATION

FIELD

[0001] Embodiments described herein relate to manufacturing semiconductor devices. More specifically, embodiments described herein relate to manufacture of floating gate NAND memory devices and other transistor gate structures.

BACKGROUND

[0002] As logic devices continue to scale down according to Moore's Law, processing challenges develop. One such challenge arises in floating gate (FG) NAND flash memory chips, which feature transistors that incorporate two gate elements, a control gate and a floating gate, to enable each transistor to assume more than one bit value. FG NAND memory forms the basis of most USB flash memory devices and memory card formats used today.

[0003] As critical dimensions of FG NAND devices shrink, the geometry of the various components becomes more challenging for manufacturers. Aspect ratios rise and uniformity, tolerance, and reliability issues proliferate. With NAND flash memory increasing in popularity as a convenient storage medium, there is a need for improved manufacturing processes to overcome scaling challenges particular to NAND flash devices.

SUMMARY

[0004] Embodiments described herein provide methods of processing a semiconductor device by generating a nitrogen containing plasma, exposing a surface of a substrate containing silicon regions and silicon oxide regions to the nitrogen containing plasma, and selectively incorporating nitrogen into the silicon regions of the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] So that the manner in which the above-recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0006] Figure 1 is a schematic cross-sectional diagram of a floating gate NAND flash memory device according to one embodiment.

[0007] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.

DETAILED DESCRIPTION

[0008] Figure 1 is a schematic cross-sectional diagram of a FG NAND flash memory device 100 according to one embodiment. The device 100 has a semiconductor element region 102, an isolation region 104, a floating gate 106, and a control gate 108. The floating gate 106 has a first dielectric layer 110 formed on a field surface 112 and sidewall surface 114 thereof, and a second dielectric layer 118 formed on the first dielectric layer 110. The isolation region 104 is typically a dielectric material. In one embodiment, the floating gate 106 comprises polysilicon. In another embodiment, the isolation region 104 comprises silicon oxide.

[0009] The first dielectric layer 110 formed on the field surface 112 and sidewall surface 114 of the floating gate 106 may be a nitride layer such as silicon nitride or silicon oxynitride. The second dielectric layer 118 may be an oxide-nitride-oxide layer. In one embodiment, the nitride layer may be formed by exposing the field surface 112 and sidewall surface 114 of the floating gate 106, and a top surface 116

of the isolation region 104, to a selective plasma nitridation process. A selective plasma nitridation process generally forms nitrides of silicon faster than nitrides of silicon oxide.

[0010] In one embodiment, the selective plasma nitridation process comprises forming nitrogen containing radicals and exposing the silicon and silicon oxide surfaces described above to the nitrogen containing radicals. The nitrogen containing radicals react preferentially with silicon due to lower Si-Si bond energies (326 kJ/mol versus 799 kJ/mol for Si-O bonds) to selectively form Si-N bonds. Radicals are preferred because ions have high chemical activity compared to radicals and compared to the bond energies listed above (1st ionization energy of N₂ = 1402 kJ/mol; atomization energy of N₂ = 473 kJ/mol), so ions do not achieve the selectivity of radicals. Selectivity, defined as concentration of nitrogen in silicon divided by concentration of nitrogen in oxide after a given deposition process, may be between about 10:1 and about 100:1, such as between about 20:1 and about 70:1, for example about 40:1. Greater exposure time improves the selectivity.

[0011] Nitrogen containing radicals, such as N, NH, and NH₂, may be preferentially generated by a number of methods. High radical density versus ion density may be achieved by a high pressure plasma process using, for example, pressure above about 5 Torr. The high pressure encourages ions to recombine with electrons quickly, leaving neutral radical species and inactive species. In some embodiments, a radical gas is formed. In some embodiments, remote plasma may be used to selectively generate radical species by various methods. The remote plasma generator, for example a microwave, RF, or thermal chamber, may be connected to a processing chamber by a relatively long pathway to encourage ionic species to recombine along the pathway before reaching the chamber. The radicals may flow into the chamber through a showerhead or radical distributor in some embodiments, or through a portal entry in a side wall of the chamber at a flow rate between about 1 sLm and about 20 sLm, such as between about 5 sLm and about 20 sLm, for example about 10 sLm. Nitrogen radicals may be formed in one embodiment by exposing a nitrogen containing gas, such as nitrogen, ammonia, or a

mixture thereof, optionally with a carrier gas such as helium, to microwave power between about 1-3kW at a pressure above about 5 Torr. The nitrogen radicals may be flowed into a processing chamber operating at a pressure between about 1 Torr and about 5 Torr to process a substrate.

[0012] In other embodiments, various ion filters may be used, such as electrostatic filters operated at a bias of, for example, about 200V (RF or DC), wire or mesh filters, or magnetic filters, any of which may have a dielectric coating. In other embodiments, residence time in the remote plasma generator may be modulated using gas flow of reactive species such as nitrogen containing species or gas flow of non-reactive species such as argon or helium. In some embodiments, radical half-life may be extended by using an ion filter with low pressure plasma generation. Low pressure operation may be facilitated by integrating a processing chamber with a remote plasma chamber without using an o-ring to seal the pathway between the two chambers. Uniformity of radical flow into a processing chamber from remote plasma generation chamber may be improved using a shaped connector to provide intimate control of flow patterns.

[0013] Remotely generated nitrogen containing radicals may be provided to a chamber having a rotating substrate support through a portal adjacent to the substrate support such that the nitrogen radicals flow across a substrate disposed on the substrate support. Rotating the substrate support ensures uniform exposure of the substrate to the nitrogen containing radicals. Heating the substrate increases solubility of the nitrogen radicals in the solid substrate material, encouraging the nitrogen containing radicals to penetrate the substrate surface to a depth between about 20 Å and about 100 Å, such as between about 25 Å and about 50 Å, for example about 35 Å. In an embodiment wherein a substrate having a surface with silicon regions and silicon dioxide regions is exposed to a method described herein, the nitrogen dose obtained in the silicon regions is typically between about 5×10^{15} atoms/cm² and about 25×10^{15} atoms/cm², such as between about 10×10^{15} atoms/cm² and about 20×10^{15} atoms/cm², for example about 15×10^{15} atoms/cm².

[0014] In many embodiments, the nitridation process is performed at a substrate temperature between about 300°C and about 1200°C, for example between about 800°C and about 1000°C, which may be increased as the nitridation proceeds to combat surface saturation. As nitridation proceeds and the concentration of nitrogen in the substrate increases, surface deposition of nitrogen becomes more favored. Surface deposition tends to block sites for potential penetration of nitrogen into the surface. Increasing the temperature of the substrate volatilizes surface deposited species, re-exposing those sites to nitridation. Thus, temperature of the substrate may be increased while the substrate is exposed to nitrogen radicals to volatilize surface deposited nitrogen and increase penetration of nitrogen into the substrate.

[0015] Additionally, multi-step nitridation processes may be performed, with a first step, for example, performed at a low temperature of about 400°C to form a first nitride region and a second step performed at a higher temperature of about 800°C or higher to form a second nitride region that may encompass the first nitride region, or may lie above or below the first nitride region assuming suitable orientation of the subject device. The first nitride region formed at the lower temperature may act as a diffusion barrier to prevent loss of dopants from the substrate at higher temperatures. Heating may be performed using lamp heating, laser heating, use of a heated substrate support, or by plasma heating.

[0016] Nitridation may be performed by thermal means alone, by plasma means alone, or by a combination of the two. Selective thermal nitridation may be performed using ammonia (NH₃) as the nitrogen containing species. Radical nitridation may be performed using any relatively low molecular weight nitrogen containing species. Suitable precursors for radical nitridation include, but are not limited to, nitrogen (N₂), ammonia (NH₃), hydrazine (N₂H₄), lower substituted hydrazines (N₂R₂, wherein each R is independently hydrogen, a methyl, ethyl, propyl, vinyl, or propenyl group), and lower amines (NR_aH_b, wherein a and b are each integers from 0 to 3 and a+b=3, and each R is independently hydrogen, a methyl, ethyl, propyl, vinyl, or propenyl group), amides (RCONR'R'', wherein R, R', and R'' are each independently hydrogen, a methyl, ethyl, propyl, vinyl, or propenyl

group), imines ($RR'C=NR''$, wherein R, R', and R'' are each independently hydrogen, a methyl, ethyl, propyl, vinyl, or propenyl group), or imides ($RCONR'COR''$, wherein R, R', and R'' are each independently hydrogen, a methyl, ethyl, propyl, vinyl, or propenyl group).

[0017] In some embodiments, an in situ plasma generation process may be used, energized for example by microwave, UV, RF, or electron synchrotron radiation, with an ion filter, such as any of the ion filters described above, or an ion shield, such as a mesh or perforated plate, disposed between the gas distributor and the substrate support in the chamber. In one embodiment, a showerhead with ion filter capability (e.g. electrically isolated or with controlled electric potential) may be disposed between a plasma generation zone and the substrate processing zone to allow radicals to enter the substrate processing zone while filtering ions.

[0018] Heat may be applied to the substrate by any convenient means, such as a heat lamp or lamp array positioned above or below the substrate, a resistive heater embedded in the substrate support, or a laser based heating apparatus. Some embodiments of a selective nitridation process may be performed using an RPN chamber available from Applied Materials, Inc., located in Santa Clara, California. In such a chamber, heat is applied to the substrate from below using a bank of heat lamps while the substrate is rotated to enhance uniformity of processing.

[0019] Although the methods disclosed herein are described in context of forming floating gate NAND flash devices, application of the methods is not limited to such devices. The methods disclosed herein may be used to add nitrogen to other gate structures, such as hafnium oxide (HfO_x) and hafnium silicate ($HfSi_xO_y$), as well. Additionally, process conditions described herein may be used to process 300 mm

[0020] While the foregoing is directed to embodiments of the invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof.

What is claimed is:

1. A method of processing a semiconductor substrate, the semiconductor substrate having a surface with silicon regions and silicon oxide regions, the method comprising:

disposing the substrate in a processing chamber;

providing a gas mixture comprising nitrogen containing radicals to the processing chamber;

exposing the substrate to the gas mixture; and

selectively incorporating nitrogen in the silicon regions of the substrate.

2. The method of claim 1, wherein the selectively incorporating nitrogen in the silicon regions of the substrate comprises heating the substrate to between about 300°C and about 1,200°C.

3. The method of claim 1, wherein the providing a gas mixture comprising nitrogen containing radicals to the processing chamber comprises forming a plasma from a nitrogen containing gas at a pressure of at least 5 Torr.

4. The method of claim 1, wherein the providing a gas mixture comprising nitrogen containing radicals to the processing chamber comprises forming a plasma from a nitrogen containing gas and filtering ions from the plasma.

5. The method of claim 1, wherein the providing a gas mixture comprising nitrogen containing radicals to the processing chamber comprises forming an in-situ plasma from a nitrogen containing gas and filtering ions from the plasma using an ion shield.

6. The method of claim 2, wherein the selectively incorporating nitrogen in the silicon regions of the substrate comprises forming a first nitride region at a low temperature and then forming a second nitride region at a high temperature.

7. The method of claim 1, further comprising forming a diffusion barrier in a surface of the substrate.
8. The method of claim 1, further comprising increasing a temperature of the substrate while the substrate is exposed to the gas mixture.
9. A method of selectively nitriding a substrate having semiconductive and dielectric regions, comprising:
 - forming a radical gas from a nitrogen containing precursor gas; and
 - exposing the substrate to the radical gas at a temperature between about 300°C and about 1,200°C.
10. The method of claim 9, wherein the exposing the substrate to the radical gas further comprises forming a diffusion barrier in the substrate surface.
11. The method of claim 9, wherein the forming the radical gas comprises applying microwave power to the nitrogen containing precursor gas in a remote chamber.
12. The method of claim 9, wherein exposing the substrate to the radical gas comprises flowing the radical gas across the substrate surface while rotating the substrate.
13. The method of claim 9, wherein the nitrogen containing precursor gas comprises nitrogen gas, ammonia, or a combination thereof.
14. The method of claim 13, wherein forming the radical gas comprises applying microwave power to the nitrogen containing precursor gas.
15. The method of claim 14, wherein the nitrogen containing precursor gas further comprises helium.
16. A method of forming a floating gate NAND flash device, comprising:

forming a silicon oxide isolation structure on a silicon substrate;

forming a predominantly silicon floating gate on the isolation structure;

selectively adding nitrogen radicals to the floating gate to form a nitride layer over the floating gate;

forming a dielectric layer over the nitride layer and the isolation structure; and

forming a control gate over the dielectric layer.

17. The method of claim 16, wherein the floating gate is polysilicon, and selectively adding nitrogen radicals to the floating gate comprises flowing nitrogen radicals into a processing chamber containing the substrate and heating the substrate.

18. The method of claim 16, wherein selectively adding nitrogen radicals to the floating gate comprises providing nitrogen radicals having energy less than a silicon-oxygen bond energy.

19. The method of claim 16, wherein selectively adding nitrogen radicals to the floating gate comprises:

exposing a nitrogen containing precursor gas to microwave or RF power to form an activated precursor gas;

flowing the activated precursor gas into a processing chamber containing the substrate at a pressure of at least about 5 Torr;

increasing solubility of the nitrogen radicals in the floating gate by heating the substrate; and

rotating the substrate.

20. The method of claim 16, wherein selectively adding nitrogen radicals to the floating gate comprises increasing a temperature of the substrate while exposing the substrate to nitrogen radicals.




FIG. 1