



(51) International Patent Classification:
G06F 1/24 (2006.01) **G06F 13/40** (2006.01)
G06F 1/26 (2006.01)

(21) International Application Number:
PCT/US2016/056824

(22) International Filing Date:
13 October 2016 (13.10.2016)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
62/261,666 1 December 2015 (01.12.2015) US
15/070,481 15 March 2016 (15.03.2016) US

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200 Mission College Blvd., Santa Clara, California 95054 (US).

(72) Inventors: **ZHU, Zhenyu**; 1549 Freswick Drive, Folsom, California 95630 (US). **SUZUKI, Nobuyuki**; 18437 NW Chemeketa, Apt. D, Portland, Oregon 97229 (US). **MUKKER, Anoop**; 1733 Langholm Way, Folsom, California

5630 (US). **NEMIROFF, Daniel**; 1012 Manning Drive, El Dorado Hills, California 95762 (US). **VOGEL, David W.**; P.O. Box 278051, Sacramento, California 95827 (US).


(74) Agents: **PYTER, Wiktor J.** et al.; International Ip Law Group, P.L.L.C., c/o CPA GLOBAL, 900 Second Avenue South, Suite 600, Minneapolis, Minnesota 55402 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,

[Continued on next page]

(54) Title: METHOD FOR INTERFACE INITIALIZATION USING BUS TURN-AROUND



300
FIG. 3

(57) Abstract: An example method for initializing an interface includes driving a low voltage signal on data lanes and clock lanes. The method further includes performing a reset sequence and an initialization of a link configuration register. The method also includes driving a high voltage signal to the clock lanes and the data lanes. The method further includes driving a bus turn-around (BTA) sequence on the data lanes. The method also includes detecting that the BTA is acknowledged by a host controller.



TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

Published:

— *with international search report (Art. 21(3))*

Declarations under Rule 4.17:

— *as to the identity of the inventor (Rule 4.17(i))*

METHOD FOR INTERFACE INITIALIZATION USING BUS TURN-AROUND

Cross-Reference to Related Application

[0001] The present application claims the benefit of United States Patent Application Serial No. 15/070,481 by Zhu, et al. which is titled “Method for Interface Initialization using BUS turn Around” filed March 15, 2016, which claims the benefit of United States Provisional Patent Application Serial No. 62/261,666 by Zhu, et al., which is titled “Method for Interface Initialization with Host as Master” and was filed December 1, 2015, the disclosure of which is incorporated herein by this reference as though fully set forth herein.

Technical Field

[0002] The present techniques relate generally to high bandwidth serial user interfaces, and more particularly, to an initialization method for high bandwidth serial user interfaces.

Background Art

[0003] High bandwidth serial user interfaces are used to connect peripheral devices to computing devices. For example, peripheral devices can include touch displays and cameras, among other peripheral devices.

BRIEF DESCRIPTION OF DRAWINGS

[0004] FIG. 1 is a block flow diagram of an example system that can initialize a user interface according to techniques described herein;

[0005] FIG. 2 is a system flow diagram of an example system that can be used to initialize a user interface;

[0006] FIG. 3 is a block flow diagram of method for initializing a user interface; and

[0007] FIG. 4 is another block flow diagram of method for initializing a user interface.

[0008] The same numbers are used throughout the disclosure and the figures to reference like components and features. Numbers in the 100 series refer to features originally found in Fig. 1; numbers in the 200 series refer to features originally found in Fig. 2; and so on.

DETAILED DESCRIPTION

[0009] As described above, high bandwidth serial user interfaces are used to connect peripheral devices to computing devices. However, mobile, tablet, and smartphone products require low power and higher performance user input interfaces. Typical input interfaces, such as camera serial interface (CSI), rely on a dedicated out-of-band control interface as an interface initialization scheme. For example, the dedicated interface may use Inter-Integrated Circuit (I2C). However, using an out-of-band control interface as an initialization scheme can use more pins, increase board routing cost, and can require software infrastructures for support.

[0010] The present techniques relate generally to techniques for initializing a high speed asymmetric interface. The techniques relate to a high speed asymmetric interface initialization scheme that can support high bandwidth performance while keeping the host processor as a master of the control interface. An example method can start from the peripheral device being master of the interface. The method can include initiating a physical layer initialization. The method can further include requesting a bus turn-around to the host processor until the bus-turn around is accepted. Once the host processor accepts the bus turn-around, the initialization is considered completed by both the host and the peripheral. The techniques can further enable an in-band control interface. Thus, the present techniques can lower system cost by avoiding the use of an additional out-of-band control interface. For example, in-band control can save costs on pin counts and board routing costs, especially in multiple port configurations. Furthermore, the techniques can provide flexibility of platform power sequencing without requiring a dedicated power/reset pin to the peripheral device. In addition, the techniques enable control information to be transmitted using MIPI DPHY low power mode, which is also very power efficient. In addition, the techniques can use the PHY's ultra-low power state (ULPS) feature to reduce power to zero between each transfer. In some embodiments, the in-band mechanism also provides faster response time on control transactions, which can result in improved user experience.

[0011] Mobile, tablet and smartphone products can require low power and higher performance user input interfaces. For example, the user input interfaces can include touch and/or camera interfaces. According to some embodiments, a new

touch/camera high speed asymmetric interface initialization scheme is provided which can support the high bandwidth input performance (for example, touch finger data or camera data), while keeping the host processor as the master of the control interface.

[0012] Fig. 1 is a block diagram illustrating an example computing device that can initialize a user interface according to techniques described herein. The computing device 100 may be, for example, a laptop computer, desktop computer, or server, among others. The computing device 100 may include a central processing unit (CPU) 102 that is configured to execute stored instructions, as well as a memory device 104 that stores instructions that are executable by the CPU 102. The CPU 102 and the memory device may be coupled to a bus 106. The CPU 102 and the memory device 104 can be coupled together via the bus 106. Additionally, the CPU 102 can be a single core processor, a multi-core processor, a computing cluster, or any number of other configurations. Furthermore, the computing device 100 may include more than one CPU 102. The memory device 104 can include random access memory (RAM), read only memory (ROM), flash memory, or any other suitable memory systems. For example, the memory device 104 may include dynamic random access memory (DRAM).

[0013] The computing device 100 may also include a graphics processing unit (GPU) 110. As shown, the CPU 102 may be coupled through the bus 106 to the GPU 110. The GPU 110 may be configured to perform any number of graphics operations within the computing device 100. For example, the GPU 110 may be configured to render or manipulate graphics images, graphics frames, videos, or the like, to be displayed to a user of the computing device 100.

[0014] The memory device 104 can include random access memory (RAM), read only memory (ROM), flash memory, or any other suitable memory systems. For example, the memory device 104 may include dynamic random access memory (DRAM).

[0015] The CPU 102 may also be connected through the bus 106 to an input/output (I/O) device interface 112 configured to connect the computing device 100 to one or more I/O devices 114. The I/O devices 114 may include, for example, a keyboard and a pointing device, wherein the pointing device may include a touchpad or a touchscreen, among others. The I/O devices 114 may be built-in components of the computing device 100, or may be devices that are externally

connected to the computing device 100. In some examples, the memory 104 may be communicatively coupled to I/O devices 114 through direct memory access (DMA).

[0016] The CPU 102 may also be linked through the bus 106 to a display interface 116 configured to connect the computing device 100 to a display device 118. The display device 118 may include a display screen that is a built-in component of the computing device 100. The display device 118 may also include a computer monitor, television, or projector, among others, that is internal to or externally connected to the computing device 100.

[0017] The CPU 102 may also be linked through the bus 106 to a high bandwidth serial user interface 120 configured to connect the computing device 100 to a peripheral device 122. For example, the peripheral device can be a touch screen display or a camera, among other high bandwidth peripheral devices. In some examples, the high bandwidth serial user interface 120 can be bidirectional and/or duplex. For example, the high bandwidth serial user interface 120 can support a low power state on both a clock lane and a data lane. For example, the lower power state can be an ultra-low power state (ULPS) to be used between data transfers.

[0018] The computing device also includes a storage device 124. The storage device 124 is a physical memory such as a hard drive, an optical drive, a thumbdrive, an array of drives, or any combinations thereof. The storage device 124 may also include remote storage drives.

[0019] The computing device 100 may also include a network interface controller (NIC) 126. The NIC 126 may be configured to connect the computing device 100 through the bus 106 to a network 128. The network 128 may be a wide area network (WAN), local area network (LAN), or the Internet, among others. In some examples, the device may communicate with other devices through a wireless technology. For example, Bluetooth® or similar technology may be used to connect with other devices.

[0020] The block diagram of Fig. 1 is not intended to indicate that the computing device 100 is to include all of the components shown in Fig. 1. Rather, the computing system 100 can include fewer or additional components not illustrated in Fig. 1, such as sensors, power management integrated circuits, additional network interfaces, additional peripheral devices, and the like. The computing device 100

may include any number of additional components not shown in Fig. 1, depending on the details of the specific implementation.

[0021] Fig. 2 is a system flow diagram of an example initialization sequence that can be used to initialize a user interface. The example system is generally referred to by the reference number 200.

[0022] The example initialization sequence 200 includes seven lanes, including a device power lane 202, a device power on reset (POR) lane 204, a positive clock lane 206, a negative clock lane 208, a positive data lane 212, and a negative data lane 204. The example initialization sequence 200 further include five consecutive events. At 216, a device is transmitting to a host. For example, the device can be the peripheral device of Fig. 1 above. At 218, the device triggers a bus turn-around (BTA) that results in a timeout. At 220, the device transmits to the host again. At 224, the host begins transmitting to the device.

[0023] In Fig. 2, the example initialization sequence 200 may begin with an initialization command $T_{devinit}$ being sent by the device to the host via the device power lane 202. Out of reset, the device can be the master from the PHY's perspective and can thus be said to own the clock lanes 206, 208 and data lanes 210, 212 initially. The device can drive an LP_00 command on both data lanes 206, 208 and clock lanes 210, 212 by default out of reset. As indicated by blocks 228, the device does not drive any STOP11 commands on the clock lanes 206, 208 or the data lanes 210, 212 during the period 226. After the device completes reset sequences and initialization of the link configuration registers, the device can begin the initialization process by driving a STOP-11 state to both clock and data lanes for T_{init_master} 230. As indicated by an arrow 232, after the T_{init_master} 230 command the device can drive a bus turn-around (BTA) 234 on the data lanes 210, 212. In the example initialization sequence 200, the first BTA 234 results in a timeout T_{BTA_TO} . If the turn-around sequence is not acknowledged by the host, and after T_{BTA_TO} , the device can drive STOP-11 again on the data lane for T_{init_master} . In some examples, the device can drive STOP-11 until the sequence completes. If the data lane BTA sequence is acknowledged by the host controller as indicated at 238, the initialization sequence completes. In some examples, after the TSI host controller is out of reset, the host controller can default to disabling BTA for both clock and data lanes.

[0024] The diagram of Fig. 2 is not intended to indicate that the example initialization sequence 200 is to include all of the components shown in Fig. 2. Further, the example initialization sequence 200 may include any number of additional components not shown in Fig. 2, depending on the details of the specific implementation. For example, the example initialization sequence 200 may include additional BTAs, among other additional components.

[0025] Fig. 3 is a block flow diagram of an example method for initializing a user interface. The example method is generally referred to by the reference number 300. The example method 300 can be implemented by the peripheral device 122 via the high bandwidth serial user interface 120 of the example system 100 of Fig. 1 above.

[0026] At block 302, the peripheral device drives low voltage signal on both data lanes and clock lanes. For example, out of reset, the peripheral device can be the master from the physical layer's (PHY) perspective and owns the clock and data lane initially. In some examples, the peripheral device can drive an LP_00 signal on both data and clock lane by default out of reset.

[0027] At block 304, the peripheral device performs reset sequences and an initialization of link configuration registers. In some examples, the peripheral device does not drive STOP-11 on the data or clock lane before performing the reset sequences and initialization of link configuration registers.

[0028] At block 306, the peripheral device drives a high voltage signal to both clock lanes and data lanes. For example, the peripheral device can start the initialization sequence by driving STOP-11 state to both clock and data lanes for T_{init_master} . In some examples, the peripheral device can start the initialization sequence after a core power is detected.

[0029] At block 308, the peripheral device drives a bus turn-around (BTA) sequence on the data lanes. In some examples, the peripheral device may continuously drive BTA sequences on the data lanes until the BTA is acknowledge by the host controller.

[0030] At block 310, the peripheral device determines whether the BTA is acknowledged by host controller. If the peripheral device detects that the BTA is acknowledged by the host controller, then the method may proceed at block 312. If the peripheral device detects that the BTA is not acknowledged by the host controller, then the method may proceed back to block 306.

[0031] At block 312, the peripheral device detects that the initialization sequence is complete. For example, the peripheral device may detect the initialization sequence is complete in response to detecting that the BTA was acknowledged by the host controller.

[0032] At block 314, the peripheral device receives a high voltage signal on the clock lanes. For example, the high voltage signal can be a STOP-11 state.

[0033] This process flow diagram is not intended to indicate that the blocks of the example method 300 are to be executed in any particular order, or that all of the blocks are to be included in every case. Further, any number of additional blocks not shown may be included within the example method 300, depending on the details of the specific implementation.

[0034] Fig. 4 is a block flow diagram of another example method for initializing a user interface. The example method is generally referred to by the reference number 400. The example method 400 can be implemented by the example computing device 100 acting as a host via the high bandwidth serial user interface 120 of Fig. 1 above.

[0035] At block 402, the host receives high voltage signals. For example, out of a reset, the host controller's data lane can be in receiver mode initially. In some examples, out of a reset, the host controller can default to have turn-around disabled for both clock and data lanes. In some examples, after the host controller completes controller and PHY initialization, the host enables the PHY and forces the data lane into receiver mode immediately. The host can then begin monitoring the low power receiver (LP-RX) for stop states. For example, the stop states can include a STOP-11 state.

[0036] At block 404, the host begins accepting for BTA requests on data lane in response to receiving high voltage signals for time exceeding threshold time. For example, if the host controller receives a continuous STOP-11 state for longer than $T_{init-slave}$, the host can start accepting the turn-around request on data lane from the peripheral device. In some examples, the peripheral device can continue driving clock lane to STOP-11 during the initialization until the bus turn-around on the data lane is completed. In some examples, during initialization, the host can send Get Maximum HS/LPDT packets size commands to read the peripheral device's supported maximum packet sizes. The host can then send the Set a Maximum HS/LPDT packet size to the peripheral device with a maximum packet size (MPS)

which is compatible with both the host and the peripheral device. Furthermore, in some examples, the host can send the Set HS-CLK rate packet to the peripheral device to program the high-speed (HS) clock frequency for HS operation.

[0037] At block 406, the host acknowledges BTA to complete initialization. For example, after the turn-around handshaking completes successfully and the direction of the data lane switches from peripheral device to host, the initialization is completed. In some examples, the port connected bit Current Connect Status can be set. In some examples, an interrupt can be sent to software if the port connect interrupt enable is set. In some examples, two conditions can be met to set the connected bit. First, a clock lane can be observed at STOP-11 for longer than a threshold time. For example, the threshold time can be $T_{init} + GB$. Second, the data lane is successfully turned around to the host (indicated by a direction = 0). For example, the data lane may have observed STOP-11 before the data lane allowed a turn-around as indicated by $turndisable = 0$.

[0038] At block 408, the host drives high voltage signals on the data lanes. For example, after the initialization sequence is completed, the host can drive STOP-11 on the data lanes.

[0039] At block 410, the host sends configuration commands to the peripheral device. For example, after the interface link is connected, the host can send the configuration commands to the peripheral device in low power (LP) mode with a default LP Max Packet Size of 64 Bytes.

[0040] This process flow diagram is not intended to indicate that the blocks of the example method 400 are to be executed in any particular order, or that all of the blocks are to be included in every case. Further, any number of additional blocks not shown may be included within the example method 400, depending on the details of the specific implementation.

EXAMPLES

[0041] Example 1 is a method for initializing an interface. The method includes driving a low voltage signal on data lanes and clock lanes. The method includes performing a reset sequence and an initialization of a link configuration register. The method includes driving a high voltage signal to the clock lanes and the data lanes. The method includes driving a bus turn-around (BTA) sequence on the data lanes. The method includes detecting that the BTA is acknowledged by a host controller.

[0042] Example 2 includes the method of example 1, including or excluding optional features. In this example, the method includes driving, via the host controller, a high voltage signal on the clock lanes in response to detecting that the BTA is acknowledged by the host controller.

[0043] Example 3 includes the method of any one of examples 1 to 2, including or excluding optional features. In this example, driving the low voltage signal is performed by a peripheral device in response to a reset.

[0044] Example 4 includes the method of any one of examples 1 to 3, including or excluding optional features. In this example, the method includes starting the initialization after a core power is detected.

[0045] Example 5 includes the method of any one of examples 1 to 4, including or excluding optional features. In this example, the BTA is continuously driven until the BTA is acknowledge by the host controller.

[0046] Example 6 includes the method of any one of examples 1 to 5, including or excluding optional features. In this example, the method includes detecting that the BTA is not acknowledged by the host controller and driving the high voltage signal to the clock lanes and the data lanes until the BTA is detected as acknowledged by the host controller.

[0047] Example 7 includes the method of any one of examples 1 to 6, including or excluding optional features. In this example, the method includes detecting the initialization sequence is complete in response to detecting that the BTA was acknowledged by the host controller.

[0048] Example 8 includes the method of any one of examples 1 to 7, including or excluding optional features. In this example, the high voltage signal includes a stop state.

[0049] Example 9 includes the method of any one of examples 1 to 8, including or excluding optional features. In this example, the low voltage signal and the high voltage signal is driven by a peripheral device including a touch device.

[0050] Example 10 includes the method of any one of examples 1 to 9, including or excluding optional features. In this example, the low voltage signal and the high voltage signal is driven by a peripheral device including a camera device.

[0051] Example 11 is a method for initializing an interface. The method includes receiving high voltage signals at a host device from a peripheral device. The method includes accepting bus turn-around requests on a data lane at the host device in

response to receiving the high voltage signals for a time exceeding a threshold time. The method includes acknowledging the bus turn-around requests to complete an initialization. The method includes driving, via the host device, a second set of high voltage signals on the data lane.

[0052] Example 12 includes the method of example 11, including or excluding optional features. In this example, the method includes sending configuration commands to the peripheral device.

[0053] Example 13 includes the method of any one of examples 11 to 12, including or excluding optional features. In this example, the method includes defaulting to a disabled turn-around for the data lane in response to a reset.

[0054] Example 14 includes the method of any one of examples 11 to 13, including or excluding optional features. In this example, the method includes enabling a physical layer (PHY) and forcing the data lane into a receiver mode in response to completing the initialization.

[0055] Example 15 includes the method of any one of examples 11 to 14, including or excluding optional features. In this example, the method includes sending a set rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

[0056] Example 16 includes the method of any one of examples 11 to 15, including or excluding optional features. In this example, the method includes monitoring a lower power receiver for stop states.

[0057] Example 17 includes the method of any one of examples 11 to 16, including or excluding optional features. In this example, the method includes continue driving clock lane to STOP-11 during the initialization until the bus turn-around on the data lane is completed.

[0058] Example 18 includes the method of any one of examples 11 to 17, including or excluding optional features. In this example, the method includes sending a get maximum packets size command to receive the peripheral device's supported maximum packet sizes and sending packet size setting to the peripheral device with a maximum packet size (MPS), wherein the MPS is compatible with both the host device and the peripheral device.

[0059] Example 19 includes the method of any one of examples 11 to 18, including or excluding optional features. In this example, the method includes setting a connected bit in response to detecting that both a clock lane is observed at STOP-

11 for a time exceeding a threshold time and detecting that the data lane has been successfully turned-around.

[0060] Example 20 includes the method of any one of examples 11 to 19, including or excluding optional features. In this example, the method includes sending configuration commands to the peripheral device in a low power (LP) mode with a default LP Max Packet Size of 64 Bytes.

[0061] Example 21 is a device interface. The device includes a device power lane to receive a high voltage signal from a peripheral device to begin an initialization. The device includes a data lane to receive a bus turn-around request from the peripheral device and send the bus-turn around request to the host device. The data lane is to also receive a bus turn-around acknowledgement from a host device and send the bus turn-around acknowledgment to the peripheral device. The data lane is to further receive data from the host device.

[0062] Example 22 includes the device of example 21, including or excluding optional features. In this example, the device interface includes a bidirectional high-bandwidth serial user interface.

[0063] Example 23 includes the device of any one of examples 21 to 22, including or excluding optional features. In this example, the device interface includes a duplex high-bandwidth serial user interface.

[0064] Example 24 includes the device of any one of examples 21 to 23, including or excluding optional features. In this example, the device includes a power on reset lane to be used to reset the user interface in response to receiving a reset voltage.

[0065] Example 25 includes the device of any one of examples 21 to 24, including or excluding optional features. In this example, the device includes a host power lane to receive power in response to sending the bus turn-around request.

[0066] Example 26 includes the device of any one of examples 21 to 25, including or excluding optional features. In this example, the device interface is to use ultra-low power states on the data lane for sending control information between data transfers.

[0067] Example 27 includes the device of any one of examples 21 to 26, including or excluding optional features. In this example, the bus turn-around acknowledgement indicates the completion of the initialization.

[0068] Example 28 includes the device of any one of examples 21 to 27, including or excluding optional features. In this example, the data lane is to further receive a

set rate packet from the host device and send the set rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

[0069] Example 29 includes the device of any one of examples 21 to 28, including or excluding optional features. In this example, the device includes a clock lane to be monitored for a STOP-11 mode and the user interface is to further set a connected bit if the STOP-11 mode is detected at the clock lane for a period exceeding a threshold time and the data lane is detected as turned-around to the host device.

[0070] Example 30 includes the device of any one of examples 21 to 29, including or excluding optional features. In this example, the device includes receiving configuration commands from the host device in a low power mode and sending the configuration commands to the peripheral device.

[0071] Example 31 is a system for initializing a device interface. The system includes a high-bandwidth serial user interface further including a device power lane to receive a high voltage signal from a peripheral device to begin an initialization. The high-bandwidth serial user interface further includes a data lane to receive a bus turn-around request from the peripheral device and send the bus-turn around request to the host device. The data lane is to also receive a bus turn-around acknowledgement from a host device and send the bus turn-around acknowledgment to the peripheral device. The data lane is to further receive data from the host device.

[0072] Example 32 includes the system of example 31, including or excluding optional features. In this example, the peripheral device includes a touch screen display.

[0073] Example 33 includes the system of any one of examples 31 to 32, including or excluding optional features. In this example, the peripheral device includes a camera.

[0074] Example 34 includes the system of any one of examples 31 to 33, including or excluding optional features. In this example, the high-bandwidth serial user interface includes a duplex interface.

[0075] Example 35 includes the system of any one of examples 31 to 34, including or excluding optional features. In this example, the high-bandwidth serial user interface includes a bidirectional interface.

[0076] Example 36 includes the system of any one of examples 31 to 35, including or excluding optional features. In this example, the system includes a power on reset lane to be used to reset the user interface in response to receiving a reset voltage.

[0077] Example 37 includes the system of any one of examples 31 to 36, including or excluding optional features. In this example, the system includes a host power lane to receive power in response to sending the bus turn-around request.

[0078] Example 38 includes the system of any one of examples 31 to 37, including or excluding optional features. In this example, ultra-low power states on the data lane are to be used for sending control information between data transfers.

[0079] Example 39 includes the system of any one of examples 31 to 38, including or excluding optional features. In this example, the bus turn-around acknowledgement indicates the completion of the initialization.

[0080] Example 40 includes the system of any one of examples 31 to 39, including or excluding optional features. In this example, the data lane is to further receive a set rate packet from the host device and send the set rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

[0081] Example 41 is a system for initializing a device interface. The system includes means for sending data between a peripheral device and a host device, further including means for receiving a high voltage signal from a peripheral device to begin an initialization. The system also includes means for receiving a bus turn-around request from the peripheral device and send the bus-turn around request to the host device. The system further includes means for receiving a bus turn-around acknowledgement from a host device and send the bus turn-around acknowledgment to the peripheral device. The system also includes and means for receiving data from the host device.

[0082] Example 42 includes the system of example 41, including or excluding optional features. In this example, the peripheral device includes a touch screen display.

[0083] Example 43 includes the system of any one of examples 41 to 42, including or excluding optional features. In this example, the peripheral device includes a camera.

[0084] Example 44 includes the system of any one of examples 41 to 43, including or excluding optional features. In this example, the means for sending data between a peripheral device and a host device includes a duplex interface.

[0085] Example 45 includes the system of any one of examples 41 to 44, including or excluding optional features. In this example, the means for sending data between a peripheral device and a host device includes a bidirectional interface.

[0086] Example 46 includes the system of any one of examples 41 to 45, including or excluding optional features. In this example, the system includes means for resetting the user interface in response to receiving a reset voltage.

[0087] Example 47 includes the system of any one of examples 41 to 46, including or excluding optional features. In this example, the system includes a means for receiving power in response to sending the bus turn-around request.

[0088] Example 48 includes the system of any one of examples 41 to 47, including or excluding optional features. In this example, ultra-low power states on the data lane are to be used for sending control information between data transfers.

[0089] Example 49 includes the system of any one of examples 41 to 48, including or excluding optional features. In this example, the bus turn-around acknowledgement indicates the completion of the initialization.

[0090] Example 50 includes the system of any one of examples 41 to 49, including or excluding optional features. In this example, the data lane is to further receive a set rate packet from the host device and send the set rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

[0091] An embodiment is an implementation or example. Reference in the specification to “an embodiment”, “one embodiment”, “some embodiments”, “various embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the present techniques. The various appearances of “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments. Elements or aspects from an embodiment can be combined with elements or aspects of another embodiment.

[0092] Not all components, features, structures, characteristics, etc. described and illustrated herein need be included in a particular embodiment or embodiments. If the specification states a component, feature, structure, or characteristic “may”,

“might”, “can” or “could” be included, for example, that particular component, feature, structure, or characteristic is not required to be included. If the specification or claim refers to “a” or “an” element, that does not mean there is only one of the element. If the specification or claims refer to “an additional” element, that does not preclude there being more than one of the additional element.

[0093] It is to be noted that, although some embodiments have been described in reference to particular implementations, other implementations are possible according to some embodiments. Additionally, the arrangement and/or order of circuit elements or other features illustrated in the drawings and/or described herein need not be arranged in the particular way illustrated and described. Many other arrangements are possible according to some embodiments.

[0094] In each system shown in a figure, the elements in some cases may each have a same reference number or a different reference number to suggest that the elements represented could be different and/or similar. However, an element may be flexible enough to have different implementations and work with some or all of the systems shown or described herein. The various elements shown in the figures may be the same or different. Which one is referred to as a first element and which is called a second element is arbitrary.

[0095] It is to be understood that specifics in the aforementioned examples may be used anywhere in one or more embodiments. For instance, all optional features of the computing device described above may also be implemented with respect to either of the methods described herein or a computer-readable medium. Furthermore, although flow diagrams and/or state diagrams may have been used herein to describe embodiments, the present techniques are not limited to those diagrams or to corresponding descriptions herein. For example, flow need not move through each illustrated box or state or in exactly the same order as illustrated and described herein.

[0096] The present techniques are not restricted to the particular details listed herein. Indeed, those skilled in the art having the benefit of this disclosure will appreciate that many other variations from the foregoing description and drawings may be made within the scope of the present techniques. Accordingly, it is the following claims including any amendments thereto that define the scope of the present techniques.

CLAIMS

What is claimed is:

1. A method for initializing an interface, comprising:
driving a low voltage signal on data lanes and clock lanes;
performing a reset sequence and an initialization of a link configuration register;
driving a high voltage signal to the clock lanes and the data lanes;
driving a bus turn-around (BTA) sequence on the data lanes; and
detecting that the BTA is acknowledged by a host controller.
2. The method of claim 1, further comprising driving, via the host controller, a high voltage signal on the clock lanes in response to detecting that the BTA is acknowledged by the host controller.
3. The method of claim 1, wherein driving the low voltage signal is performed by a peripheral device in response to a reset.
4. The method of any combination of claims 1-3, further comprising starting the initialization after a core power is detected.
5. The method of any combination of claims 1-3, wherein the BTA is continuously driven until the BTA is acknowledge by the host controller.
6. A method for initializing an interface, comprising:
receiving high voltage signals at a host device from a peripheral device;

accepting bus turn-around requests on a data lane at the host device in response to receiving the high voltage signals for a time exceeding a threshold time;

acknowledging the bus turn-around requests to complete an initialization; and driving, via the host device, a second set of high voltage signals on the data lane.

7. The method of claim 6, further comprising sending configuration commands to the peripheral device.

8. The method of claim 6, further comprising defaulting to a disabled turn-around for the data lane in response to a reset.

9. The method of any combination of claims 6-8, further comprising enabling a physical layer (PHY) and forcing the data lane into a receiver mode in response to completing the initialization.

10. The method of any combination of claims 6-8, further comprising sending a set rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

11. A device interface, comprising:

a device power lane to receive a high voltage signal from a peripheral device to begin an initialization; and

a data lane to:

receive a bus turn-around request from the peripheral device and send the bus-turn around request to a host device;

receive a bus turn-around acknowledgement from the host device and
send the bus turn-around acknowledgment to the peripheral
device; and

receive data from the host device.

12. The device interface of claim 11, wherein the device interface comprises a bidirectional high-bandwidth serial user interface.

13. The device interface of claim 11, wherein the device interface comprises a duplex high-bandwidth serial user interface.

14. The device interface of claim 11, further comprising a power on reset lane to be used to reset the user interface in response to receiving a reset voltage.

15. The device interface of any combination of claims 11-14, further comprising a host power lane to receive power in response to sending the bus turn-around request.

16. The device interface of any combination of claims 11-14, wherein the device interface is to use ultra-low power states on the data lane for sending control information between data transfers.

17. The device interface of any combination of claims 11-14, wherein the bus turn-around acknowledgement indicates the completion of the initialization.

18. The device interface of any combination of claims 11-14, wherein the data lane is to further receive a set rate packet from the host device and send the set

rate packet to the peripheral device to program a high-speed clock frequency for high-speed operation.

19. The device interface of any combination of claims 11-14, further comprising a clock lane to be monitored for a STOP-11 mode, the user interface to further set a connected bit if the STOP-11 mode is detected at the clock lane for a period exceeding a threshold time and the data lane is detected as turned-around to the host device:

20. The device interface of any combination of claims 11-14, further comprising receiving configuration commands from the host device in a low power mode and sending the configuration commands to the peripheral device:

21. A system for initializing a device interface, comprising:

a high-bandwidth serial user interface further comprising:

a device power lane to receive a high voltage signal from a peripheral device to begin an initialization; and

a data lane to:

receive a bus turn-around request from the peripheral device
and send the bus-turn around request to a host device;

receive a bus turn-around acknowledgement from the host
device and send the bus turn-around acknowledgment to
the peripheral device; and

receive data from the host device.

22. The system of claim 21, wherein the peripheral device comprises a touch screen display.

23. The system of claim 21, wherein the peripheral device comprises a camera.

24. The system of any combination of claims 21-23, wherein the high-bandwidth serial user interface comprises a duplex interface.

25. The system of any combination of claims 21-23, wherein the high-bandwidth serial user interface comprises a bidirectional interface.

1/4






FIG. 1



200

FIG. 2

3/4



300

FIG. 3

4/4


400

FIG. 4

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/056824**A. CLASSIFICATION OF SUBJECT MATTER****G06F 1/24(2006.01)i, G06F 1/26(2006.01)i, G06F 13/40(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F 1/24; H04J 3/06; G06F 13/14; G06F 1/26; G06F 1/00; G06F 13/42; H04B 1/38; G06F 13/40

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: initializing, interface, voltage, data lane, clock lane, reset, link, bus turn-around(BTA), acknowledge, peripheral device

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2007-0217451 A1 (SHIH-HUNG CHU et al.) 20 September 2007 See paragraphs [0007]-[0011], [0018], [0021]-[0024], [0027]-[0028]; claims 1, 9, 16, 18; and figures 1-3.	1-25
Y	US 2009-0031065 A1 (JAMES DENIS TRAVERS et al.) 29 January 2009 See paragraphs [0015]-[0062], [0160]-[0167]; claim 1; and figures 8-10.	1-25
A	US 2011-0013681 A1 (QIUZHEN ZOU et al.) 20 January 2011 See paragraphs [0018]-[0026]; and figure 4.	1-25
A	WO 2010-000624 A1 (INTERNATIONAL BUSINESS MACHINES CORPORATION) 07 January 2010 See paragraphs [0004]-[0007]; and figure 11.	1-25
A	US 7404090 B1 (LAURENCE LEWICKI et al.) 22 July 2008 See column 1, line 46 - column 2, line 12; and figure 3.	1-25



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 January 2017 (24.01.2017)

Date of mailing of the international search report

25 January 2017 (25.01.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

LEE, Dong Yun

Telephone No. +82-42-481-8734



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/056824

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007-0217451 A1	20/09/2007	TW I306562 B US 8266347 B2	21/02/2009 11/09/2012
US 2009-0031065 A1	29/01/2009	CN 101765994 A CN 101765994 B CN 103763077 A US 2009-0030635 A1 US 2009-0290026 A1 US 2010-0013579 A1 US 2010-0020179 A1 US 2011-238357 A1 US 7793022 B2 US 7970567 B2 US 8073647 B2 US 8280668 B2 US 8280669 B2 US 8437973 B2 WO 2009-013008 A2 WO 2009-013008 A3 WO 2009-013009 A2 WO 2009-013009 A3	30/06/2010 05/03/2014 30/04/2014 29/01/2009 26/11/2009 21/01/2010 28/01/2010 29/09/2011 07/09/2010 28/06/2011 06/12/2011 02/10/2012 02/10/2012 07/05/2013 29/01/2009 12/03/2009 29/01/2009 16/04/2009
US 2011-0013681 A1	20/01/2011	CA 2459941 A1 CA 2459941 C CA 2818773 A1 CN 101197652 A CN 101197652 B CN 1575448 A CN 1575448 C EP 1423778 A2 KR 10-2004-0036945 A US 2003-0033417 A1 US 2004-0199652 A1 US 6760772 B2 US 8694663 B2 US 8745251 B2 US 8812706 B1 WO 03-023587 A2 WO 03-023587 A3	20/03/2003 17/09/2013 20/03/2003 11/06/2008 19/06/2013 02/02/2005 02/02/2005 02/06/2004 03/05/2004 13/02/2003 07/10/2004 06/07/2004 08/04/2014 03/06/2014 19/08/2014 20/03/2003 14/08/2003
WO 2010-000624 A1	07/01/2010	TW 201013417 A US 2010-0005281 A1 US 8139430 B2	01/04/2010 07/01/2010 20/03/2012
US 7404090 B1	22/07/2008	None	