



## (51) International Patent Classification:

H01L 21/28 (2006.01) H01L 29/78 (2006.01)  
H01L 21/336 (2006.01)

## (21) International Application Number:

PCT/US2011/067226

## (22) International Filing Date:

23 December 2011 (23.12.2011)

## (25) Filing Language:

English

## (26) Publication Language:

English

(71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, MS: RNB-4-150, Santa Clara, CA 95052 (US).

## (72) Inventors; and

(75) Inventors/Applicants (for US only): **CEA, Stephen M.** [US/US]; 3742 NW 313th Ave., Hillsboro, OR 97124 (US). **WEBER, Cory E.** [US/US]; 524 NE 61st Place, Hillsboro, OR 97124 (US). **KEYS, Patrick H.** [US/US]; 4190 NW 192nd Avenue, Portland, OR 97229 (US). **KIM, Seiyon** [KR/US]; 13062 NW Corso Ln., Portland, OR 97229 (US). **HAVERTY, Michael G.** [US/US]; 144 Aza-lea Dr., Mountain View, CA 94041 (US). **SHANKAR, Sadasivan** [US/US]; 20696 Sunrise Drive, Cupertino, CA 95014 (US).

(74) Agents: **BRASK, Justin K.** et al; Blakely, Sokoloff, Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, CA 94085-4040 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

## Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

[Continued on nextpage]

(54) Title: NANOWIRE STRUCTURES HAVING WRAP-AROUND CONTACTS



**FIG. 1A**

(57) Abstract: Nanowire structures having wrap-around contacts are described. For example, a nanowire semiconductor device includes a nanowire disposed above a substrate. A channel region is disposed in the nanowire. The channel region has a length and a perimeter orthogonal to the length. A gate electrode stack surrounds the entire perimeter of the channel region. A pair of source and drain regions is disposed in the nanowire, on either side of the channel region. Each of the source and drain regions has a perimeter orthogonal to the length of the channel region. A first contact completely surrounds the perimeter of the source region. A second contact completely surrounds the perimeter of the drain region.

**Published:**

— with international search report (Art. 21(3))

## Nanowire Structures having Wrap-Around Contacts

### TECHNICAL FIELD

**[0001]** Embodiments of the invention are in the field of nanowire semiconductor devices and, in particular, nanowire structures having wrap-around contacts.

### BACKGROUND

**[0002]** For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.

**[0003]** Maintaining mobility improvement and short channel control as microelectronic device dimensions scale past the 15 nanometer (nm) node provides a challenge in device fabrication. Nanowires used to fabricate devices provide improved short channel control. For example, silicon germanium ( $\text{Si}_x\text{Ge}_{1-x}$ ) nanowire channel structures (where  $x < 0.5$ ) provide mobility enhancement at respectable  $E_g$ , which is suitable for use in many conventional products which utilize higher voltage operation. Furthermore, silicon germanium ( $\text{Si}_x\text{Ge}_{1-x}$ ) nanowire channels (where  $x > 0.5$ ) provide mobility enhanced at lower  $E_g$ s (suitable for low voltage products in the mobile/handheld domain, for example).

**[0004]** Many different techniques have been attempted to improve external resistance ( $R_{\text{ext}}$ ) of transistors including improved contact metals, increased activation of dopant and lowered barriers between the semiconductor and contact metal. However, significant improvements are still needed in the area of  $R_{\text{ext}}$  reduction.

## SUMMARY

[0005] Embodiments of the present invention include nanowire structures having wrap-around contacts.

[0006] In an embodiment, a nanowire semiconductor device includes a nanowire disposed above a substrate. A channel region is disposed in the nanowire. The channel region has a length and a perimeter orthogonal to the length. A gate electrode stack surrounds the entire perimeter of the channel region. A pair of source and drain regions is disposed in the nanowire, on either side of the channel region. Each of the source and drain regions has a perimeter orthogonal to the length of the channel region. A first contact completely surrounds the perimeter of the source region. A second contact completely surrounds the perimeter of the drain region.

[0007] In another embodiment, a semiconductor device includes a plurality of vertically stacked nanowires disposed above a substrate. Each of the nanowires includes a discrete channel region disposed in the nanowire, the channel region having a length and a perimeter orthogonal to the length. Each of the nanowires also includes a pair of discrete source and drain regions disposed in the nanowire, on either side of the channel region. Each of the source and drain regions has a perimeter orthogonal to the length of the channel region. A gate electrode stack surrounds the entire perimeter of each of the channel regions. A pair of contacts is included. A first of the pair of contacts completely surrounds the perimeter of each of the source regions, and a second of the pair of contacts completely surrounds the perimeter of each of the drain regions.

[0008] In another embodiment, a method of fabricating a nanowire semiconductor device includes forming a nanowire above a substrate. A channel region is formed in the nanowire, the channel region having a length and a perimeter orthogonal to the length. A gate electrode stack is formed surrounding the entire perimeter of the channel region. A pair of source and drain regions is formed in the nanowire, on either side of the channel region, each of the source and drain regions having a perimeter orthogonal to the length of the channel region. A pair of contacts is formed, a first of the pair of contacts completely surrounding the perimeter of the

source region, and a second of the pair of contacts completely surrounding the perimeter of the drain region.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

[0009] Figure 1A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

[0010] Figure 1B illustrates a cross-sectional source/drain view of the nanowire-based semiconductor structure of Figure 1A, as taken along the a-a' axis, in accordance with an embodiment of the present invention.

[0011] Figure 1C illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 1A, as taken along the b-b' axis, in accordance with an embodiment of the present invention.

[0012] Figure 2A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

[0013] Figure 2B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 2A, in accordance with an embodiment of the present invention.

[0014] Figure 3A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

[0015] Figure 3B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 3A, in accordance with an embodiment of the present invention.

[0016] Figure 4A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

[0017] Figure 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 4A, in accordance with an embodiment of the present invention.

**[0018]** Figure 4C illustrates the source/drain view of Figure 4A as superimposed on a channel view, in accordance with an embodiment of the present invention.

**[0019]** Figure 5 illustrates a cross-sectional spacer view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

**[0020]** Figures 6A-6E illustrate three-dimensional cross-sectional views representing various operations in a method of fabricating a nanowire semiconductor device, in accordance with an embodiment of the present invention.

**[0021]** Figure 7 illustrates a computing device in accordance with one implementation of the invention.

## **DETAILED DESCRIPTION**

**[0022]** Nanowire structures having wrap-around contacts are described. In the following description, numerous specific details are set forth, such as specific nanowire integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

**[0023]** Nanowire structures with improved (reduced) contact resistance and methods to fabricate such structures, e.g., with wrap-around contacts, are described herein. One or more embodiments of the present invention are directed at approaches for improving (by increasing) the contact area in source and drain region of a nanowire device or improving the source or drain and contact barrier through orientation engineering, or both. Overall, device performance may be improved by decreasing the contact resistance through either increasing the contact area or decreasing the barrier between the metal and semiconductor.

**[0024]** In an embodiment, a nanowire structure is provided with a contact area (e.g., in the source and drain region) that scales favorably with the number of nanowires. For example, in one embodiment, a nanowire-based structure has a contact area that wraps around each wire providing high contact area for the same pitches. Methods to fabricate such structures are also provided. In one embodiment, a nanowire device has contacts to semiconductors with  $\langle 111 \rangle$  or  $\langle 110 \rangle$  orientation. The contact resistance of such devices may show marked improvement since the barrier between the metal and semiconductor is reduced in such cases.

**[0025]** More specifically, one or more embodiments include a single or multiple nanowire structure formed so that (1) the contacts wrap around the source and drain regions to maximize the contact area, (2) the geometry of the wire in the channel versus the source and drain regions are independently tuned to optimize the channel and source or drain contact areas, or (3) both (1) and (2).

**[0026]** A variety of methods may be employed to fabricate nanowire devices that contain source drains with  $\langle 111 \rangle$  or  $\langle 110 \rangle$  surface orientations. In an embodiment, such surface orientations improve the barrier between the metal and semiconductor and may be fabricated by, e.g., (1) initiating fabrication with a larger nanowire radius and using an orientation-selective etch to provide  $\langle 111 \rangle$  facets, (2) depositing a semiconductor material such as silicon or silicon germanium epitaxially to provide  $\langle 111 \rangle$  facets, (3) depositing and etching to provide the  $\langle 111 \rangle$  facets, or (4) initiating fabrication with a  $\langle 110 \rangle$  wafer surface orientation to provide a situation where a majority portion of the nanowire contact is made with  $\langle 110 \rangle$  silicon. Such embodiments are described in greater detail below.

**[0027]** Overall, one or more approaches described herein may be used to improve drive current in a nanowire-based device by decreasing the contact resistance of the device. As illustrated in embodiments below, this may be achieved by increasing the contact area, decreasing the metal/semiconductor barrier, or both. In one embodiment, a device architecture is provided to maximize the contact area as compared with the channel area for a nanowire structure, along with approaches to fabricate such a device. Device structures described herein and their methods of fabrication may, in an embodiment, facilitate optimization of the channel and

contact diameters independently. Additionally, methods are provided suitable for, in an embodiment, fabricating structures suitable to exploit the lower barrier between  $\langle 111 \rangle$  or  $\langle 110 \rangle$  silicon and contact metals.

**[0028]** Figure 1A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention. Figure 1B illustrates a cross-sectional source/drain view of the nanowire-based semiconductor structure of Figure 1A, as taken along the a-a' axis. Figure 1C illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 1A, as taken along the b-b' axis.

**[0029]** Referring to Figure 1A, a semiconductor device 100 includes one or more vertically stacked nanowires (104 set) disposed above a substrate 102. Embodiments herein are targeted at both single wire devices and multiple wire devices. As an example, a three nanowire-based devices having nanowires 104A, 104B and 104C is shown for illustrative purposes. For convenience of description, nanowire 104A is used as an example where description is focused on one of the nanowires. It is to be understood that where attributes of one nanowire are described, embodiments based on a plurality of nanowires may have the same attributes for each of the nanowires.

**[0030]** Each of the nanowires 104 includes a channel region 106 disposed in the nanowire. The channel region 106 has a length (L). Referring to Figure 1C, the channel region also has a perimeter (Pc) orthogonal to the length (L). Referring to both Figures 1A and 1C, a gate electrode stack 108 surrounds the entire perimeter (Pc) of each of the channel regions 106. The gate electrode stack 108 includes a gate electrode along with a gate dielectric layer disposed between the channel region 106 and the gate electrode (not shown). The channel region is discrete in that it is completely surrounded by the gate electrode stack 108 without any intervening material such as underlying substrate material or overlying channel fabrication materials. Accordingly, in embodiments having a plurality of nanowires 104, the channel regions 106 of the nanowires are also discrete relative to one another.

**[0031]** Each of the nanowires 104 also includes source and drain regions 110 and 112 disposed in the nanowire on either side of the channel region 104. Referring to Figure 1B, the source/drain regions 110/112 have a perimeter (Psd)



orthogonal to the length (L) of the channel region 104. Referring to both Figures 1A and 1B, a pair of contacts 114 surrounds the entire perimeter (Psd) of each of the source/drain regions 110/112. The source/drain regions 110/112 are discrete in that they are completely surrounded by the contacts 114 without any intervening material such as underlying substrate material or overlying channel fabrication materials. Accordingly, in embodiments having a plurality of nanowires 104, the source/drain regions 110/112 of the nanowires are also discrete relative to one another.

**[0032]** Referring again to Figure 1A, in an embodiment, the semiconductor device 100 further includes a pair of spacers 116. The spacers 116 are disposed between the gate electrode stack 108 and the pair of contacts 114. In an embodiment, although not depicted, the source/drain regions 110/112 of the nanowires 104 are uniformly doped around the perimeter (Psd) of each of the regions. In one such embodiment (also not shown), a doping layer is disposed on and completely surrounding the perimeter of each of the source/drain regions 110/112, between the source/drain regions 110/112 and the contact regions 114. In a specific such embodiment, the doping layer is a boron doped silicon germanium layer, e.g., for a PMOS device. In another specific such embodiment, the doping layer is a phosphorous doped silicon layer, e.g., for an NMOS device.

**[0033]** Substrate 102 may be composed of a material suitable for semiconductor device fabrication. In one embodiment, substrate 102 includes a lower bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. An upper insulator layer composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride or silicon oxynitride is disposed on the lower bulk substrate. Thus, the structure 100 may be fabricated from a starting semiconductor-on-insulator substrate. Alternatively, the structure 100 is formed directly from a bulk substrate and local oxidation is used to form electrically insulative portions in place of the above described upper insulator layer. In another alternative embodiment, the structure 100 is formed directly from a bulk substrate and doping is used to form electrically isolated active regions, such as nanowires, thereon. In one such embodiment, the first nanowire (i.e., proximate the substrate) is in the form of an omega-FET type structure.

**[0034]** In an embodiment, the nanowires 104 may be sized as wires or ribbons, as described below, and may have squared-off or rounder corners. In an embodiment, the nanowires 104 are composed of a material such as, but not limited to, silicon, germanium, or a combination thereof. In one such embodiment, the nanowires are single-crystalline. For example, for a silicon nanowire 104, a single-crystalline nanowire may be based from a (100) global orientation, e.g., with a  $\langle 100 \rangle$  plane in the z-direction. As described below, other orientations may also be considered. In an embodiment, the dimensions of the nanowires 104, from a cross-sectional perspective, are on the nano-scale. For example, in a specific embodiment, the smallest dimension of the nanowires 104 is less than approximately 20 nanometers. In an embodiment, the nanowires 104 are composed of a strained material, particularly in the channel regions 106.

**[0035]** In an embodiment, the gate electrode of gate electrode stack 108 is composed of a metal gate and the gate dielectric layer is composed of a high-K material. For example, in one embodiment, the gate dielectric layer is composed of a material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof. Furthermore, a portion of gate dielectric layer may include a layer of native oxide formed from the top few layers of the nanowire 104. In an embodiment, the gate dielectric layer is comprised of a top high-k portion and a lower portion composed of an oxide of a semiconductor material. In one embodiment, the gate dielectric layer is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride.

**[0036]** In one embodiment, the gate electrode is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides. In a specific embodiment, the gate electrode is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.

**[0037]** In an embodiment, the spacers 116 are composed of an insulative dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride. The contacts 114 are, in an embodiment, fabricated from a metal species. The metal species may be a pure metal, such as nickel or cobalt, or may be an alloy such as a metal-metal alloy or a metal-semiconductor alloy (e.g., such as a silicide material).

**[0038]** Referring to Figures 1B and 1C, in an embodiment, each of the channel regions 106 has a width ( $W_c$ ) and a height ( $H_c$ ), the width ( $W_c$ ) approximately the same as the height ( $H_c$ ), and each of the source/drain regions 110/112 has a width ( $W_{sd}$ ) and a height ( $H_{sd}$ ), the width ( $W_{sd}$ ) approximately the same as the height ( $H_{sd}$ ). That is, in both cases, the channel regions 106 and the source/drain region 110/112 are square-like or, if corner-rounded, circle-like in cross-section profile. In one such embodiment,  $W_c$  and  $W_{sd}$  are approximately the same, and  $H_c$  and  $H_{sd}$  are approximately the same, as reflected in Figures 1B and 1C.

**[0039]** However, in another aspect, the perimeter of the channel region ( $P_c$ ) may be smaller than the perimeter of the source/drain regions 110/112 ( $P_{sd}$ ). For example, in accordance with another embodiment of the present invention, Figure 2A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure. Figure 2B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 2A.

**[0040]** Referring to Figures 2A and 2B, in an embodiment, each of the channel regions 106 has a width ( $W_c$ ) and a height ( $H_c$ ), the width ( $W_c$ ) approximately the same as the height ( $H_c$ ). Each of the source/drain regions 110/112 has a width ( $W_{sd}$ ) and a height ( $H_{sd}$ ), the width ( $W_{sd}$ ) approximately the same as the height ( $H_{sd}$ ). That is, in both cases, the channel regions 106 and the source/drain region 110/112 are square-like or, if corner-rounded, circle-like in cross-section profile. However, in one such embodiment,  $W_c$  is less than  $W_{sd}$ , and  $H_c$  is less than  $H_{sd}$ , as reflected in Figures 2A and 2B. In a specific such embodiments, the perimeters of the source region 110 and the drain region 112 are approximately the same. Accordingly, the perimeters of each of the source/drain regions 110/112 are greater than the perimeter of the channel region 106. Methods

to fabricate such an arrangement are described in detail below in association with Figures 6A-6E.

**[0041]** In another aspect, width and height of the channel region need not be the same and likewise, the width and height of the source/drain regions need not be the same. For example, in accordance with another embodiment of the present invention, Figure 3A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure. Figure 3B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 3A.

**[0042]** Referring to Figures 3A and 3B, in an embodiment, each of the channel regions 106 has a width ( $W_c$ ) and a height ( $H_c$ ). The width ( $W_c$ ) is substantially greater than the height ( $H_c$ ). For example, in a specific embodiment, the width  $W_c$  is approximately 2-10 times greater than the height  $H_c$ . Furthermore, each of the source/drain regions 110/112 has a width ( $W_{sd}$ ) and a height ( $H_{sd}$ ), the width ( $W_{sd}$ ) substantially greater than the height ( $H_{sd}$ ). That is, in both cases, the channel regions 106 and the source/drain region 110/112 are rectangular-like or, if corner-rounded, oval-like in cross-section profile. Nanowires with such geometry may be referred to as nanoribbons. In one such embodiment,  $W_c$  and  $W_{sd}$  are approximately the same, and  $H_c$  and  $H_{sd}$  are approximately the same, as reflected in Figures 3A and 3B. However, in another embodiment, the perimeter of the source/drain regions 110/112 is greater than the perimeter of the channel region 106.

**[0043]** Contact resistance may depend on both interface area and the barrier between the metal and semiconductor. In an embodiment, methods to improve contact resistance by reducing the barrier between the metal and semiconductor by selecting the most advantageous semiconductor orientations for the metal to contact are provided. For example, in one embodiment, a starting silicon (Si) wafer orientation is used appropriate for forming a contact all around structure wherein more of the metal/silicon contact will be with  $\langle 110 \rangle$  oriented silicon. As an exemplary embodiment to illustrate the concept, reference is made again to Figure 3A.

**[0044]** Referring to Figure 3A, the surface of the source/drain region 110/112 oriented with  $H_{sd}$  has a  $\langle q \rangle$  crystal orientation. The surface of the source/drain region 110/112 oriented with  $W_{sd}$  has a  $\langle r \rangle$  crystal orientation. In an

embodiment, each of the nanowires is composed of silicon,  $\langle q \rangle$  is a  $\langle 110 \rangle$  orientation, and  $\langle r \rangle$  is a  $\langle 100 \rangle$  orientation. That is, the perimeter along the width of each of the source and drain regions is composed of exposed  $\langle 110 \rangle$  silicon surfaces, and the perimeter along the height of each of the source and drain regions is composed of exposed  $\langle 100 \rangle$  silicon surfaces. Thus a greater portion of the source/drain region 110/112 to contact 114 interface is based on an interaction with  $\langle 110 \rangle$  silicon surfaces than with  $\langle 100 \rangle$  silicon surfaces. In an embodiment, such an orientation is achieved by starting with a base silicon substrate or layer having global (110) orientation, as opposed to the conventional (100) global orientation.

**[0045]** In an alternative embodiment (not shown), the nanoribbons are oriented vertically. That is, each of the channel regions has a width and a height, the width substantially less than the height, and each of the source and drain regions has a width and a height, the width substantially less than the height. In one such embodiment, each of the nanowires is composed of silicon, the perimeter along the width of each of the source and drain regions is composed of exposed  $\langle 100 \rangle$  silicon surfaces, and the perimeter along the height of each of the source and drain regions is composed of exposed  $\langle 110 \rangle$  silicon surfaces.

**[0046]** In another aspect, a select orientation is formed after formation of a discrete portion of a wire. For example, in accordance with another embodiment of the present invention, Figure 4A illustrates a cross-sectional source/drain view of another nanowire-based semiconductor structure. Figure 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 4A. Figure 4C illustrates the source/drain view of Figure 4A as superimposed on a channel view.

**[0047]** Referring to Figure 4A, the surface of the source/drain region 110/112 has four planes all oriented with  $\langle s \rangle$ -type crystal orientation. In an embodiment, each of the nanowires is composed of silicon and  $\langle s \rangle$  is a  $\langle 111 \rangle$  orientation. That is, the perimeter of the entire source/drain regions 110/112 is composed of exposed  $\langle 111 \rangle$  silicon surfaces. Thus, substantially all, if not entirely all, of the source/drain region 110/112 to contact 114 interface is based on an interaction with  $\langle 111 \rangle$  silicon surfaces than with  $\langle 100 \rangle$ -type or  $\langle 110 \rangle$ -type silicon surfaces. In an embodiment, such an orientation is achieved by starting with a base

silicon substrate or layer having global (100) or (110) orientation. In one such embodiment, such a starting orientation is retained in the channel regions 106, as depicted in Figure 4B and emphasized in Figure 4C (note that the corners of the channel regions 106 may be squared-off as in Figure 4B or may be rounded as in Figure 4C). Methods to fabricate such an arrangement of <111> source/drain regions are described in detail below in association with Figures 6A-6E.

**[0048]** As described above, the channel regions and the source/drain regions are, in at least several embodiments, made to be discrete. However, not all regions of the nanowire need be, or even can be made to be discrete. For example, Figure 5 illustrates a cross-sectional spacer view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.

**[0049]** Referring to Figure 5, nanowires 104A-104C are not discrete at the location under spacers 116. In one embodiment, the stack of nanowires 104A-104C have intervening semiconductor material 118 there between, such as silicon germanium intervening between silicon nanowires, or vice versa, as described below in association with Figure 6B. In one embodiment, the bottom nanowire 104A is still in contact with a portion of substrate 102. Thus, in an embodiment, a portion of the plurality of vertically stacked nanowires under one or both of the spacers is non-discrete.

**[0050]** In another aspect, methods of fabricating a nanowire semiconductor device are provided. For example, Figures 6A-6E illustrate three-dimensional cross-sectional views representing various operations in a method of fabricating a nanowire semiconductor device, in accordance with an embodiment of the present invention.

**[0051]** A method of fabricating a nanowire semiconductor device may include forming a nanowire above a substrate. In a specific example showing the formation of two silicon nanowires, Figure 6A illustrates a substrate 602 (e.g., composed of a bulk substrate silicon substrate 602A with an insulating silicon dioxide layer 602B there on) having a silicon layer 604/silicon germanium layer 606/silicon layer 608 stack disposed thereon. It is to be understood that, in another embodiment, a silicon germanium layer/silicon layer/silicon germanium layer stack may be used to ultimately form two silicon germanium nanowires.

**[0052]** Referring to Figure 6B, a portion of the silicon layer 604/silicon germanium layer 606/silicon layer 608 stack as well as a top portion of the silicon dioxide layer 602B is patterned into a fin-type structure 610, e.g., with a mask and plasma etch process.

**[0053]** The method may also include forming a channel region in the nanowire, the channel region having a length and a perimeter orthogonal to the length. In a specific example showing the formation of three gate structures over the two silicon nanowires, Figure 6C illustrates the fin-type structure 610 with three sacrificial gates 612A, 612B, and 612C disposed thereon. In one such embodiment, the three sacrificial gates 612A, 612B, and 612C are composed of a sacrificial gate oxide layer 614 and a sacrificial polysilicon gate layer 616 which are blanket deposited and patterned with a plasma etch process.

**[0054]** Following patterning to form the three sacrificial gates 612A, 612B, and 612C, spacers may be formed on the sidewalls of the three sacrificial gates 612A, 612B, and 612C, doping may be performed (e.g., tip and/or source and drain type doping), and an interlayer dielectric layer may be formed to cover the three sacrificial gates 612A, 612B, and 612C. The interlayer dielectric layer may be polished to expose the three sacrificial gates 612A, 612B, and 612C for a replacement gate, or gate-last, process. Referring to Figure 6D, the three sacrificial gates 612A, 612B, and 612C have been removed, leaving spacers 618 and a portion of the interlayer dielectric layer 620 remaining.

**[0055]** Additionally, referring again to Figure 6D the portions of the silicon germanium layer 606 and the portion of the insulating silicon dioxide layer 602B of the fin structure 610 are removed in the regions originally covered by the three sacrificial gates 612A, 612B, and 612C. Discrete portions of the silicon layers 604 and 608 thus remain, as depicted in Figure 6D.

**[0056]** The discrete portions of the silicon layers 604 and 608 shown in Figure 6D will, in one embodiment, ultimately become channel regions in a nanowire-based device. Thus, at the process stage depicted in Figure 6D, channel engineering or tuning may be performed. For example, in one embodiment, the discrete portions of the silicon layers 604 and 608 shown in Figure 6D are thinned using oxidation and etch processes. Such an etch process may be performed at the

same time the wires are separated by etching the silicon germanium layer 606. Accordingly, the initial wires formed from silicon layers 604 and 608 begin thicker and are thinned to a size suitable for a channel region in a nanowire device, independent from the sizing of the source and drain regions of the device. Thus, in an embodiment, forming the channel region includes removing a portion of the nanowire, and the resulting perimeters of the source and drain regions (described below) are greater than the perimeter of the resulting channel region.

**[0057]** The method may also include forming a gate electrode stack surrounding the entire perimeter of the channel region. In the specific example showing the formation of three gate structures over the two silicon nanowires, Figure 6E illustrates the structure following deposition of a gate dielectric layer 622 (such as a high-k gate dielectric layer) and a gate electrode layer 624 (such as a metal gate electrode layer), and subsequent polishing, in between the spacers 618. That is, gate structures are formed in the trenches 621 of Figure 6D. Additionally, Figure 6E depicts the result of the subsequent removal of the interlayer dielectric layer 620 after formation of the permanent gate stack. The portions of the silicon germanium layer 606 and the portion of the insulating silicon dioxide layer 602B of the fin structure 610 are also removed in the regions originally covered by the portion of the interlayer dielectric layer 620 depicted in figure 6D. Discrete portions of the silicon layers 604 and 608 thus remain, as depicted in Figure 6E.

**[0058]** The method may also include forming a pair of source and drain regions in the nanowire, on either side of the channel region, each of the source and drain regions having a perimeter orthogonal to the length of the channel region. Specifically, the discrete portions of the silicon layers 604 and 608 shown in Figure 6E will, in one embodiment, ultimately become at least a portion of, if not entirely, the source and drain regions in a nanowire-based device. Thus, at the process stage depicted in Figure 6E, source and drain region engineering or tuning may be performed, example of which follow. It is to be understood that similar engineering or tuning may instead be performed earlier in a process flow, e.g., prior to deposition of an inter-layer dielectric layer and formation of permanent gate electrodes.

**[0059]** In an embodiment, forming the pair of source and drain regions includes growing (e.g., by epitaxial growth) to expand a portion of the nanowire.



The perimeters of the source and drain regions may be fabricated to be greater than the perimeter of the channel region in this way. In one such embodiment, the nanowire is composed of silicon, and growing the portion of the nanowire includes forming exposed  $\langle 111 \rangle$  silicon surfaces along the entire perimeter of each of the source and drain regions. In a specific such embodiment, forming the exposed  $\langle 111 \rangle$  silicon surfaces includes using a deposition and subsequent selective faceted etch process. Thus,  $\langle 111 \rangle$  oriented surfaces may be fabricated by either depositing epitaxial silicon to directly provide  $\langle 111 \rangle$  facets or by depositing silicon and using an orientation dependent silicon etch. In yet another embodiment, the process begins with a thicker nanowire followed by subsequent etching using an orientation dependent silicon etch. In an embodiment, forming the pair of source and drain regions includes forming a doping layer on and completely surrounding the perimeter of each of the source and drain regions, e.g., a boron doped silicon germanium layer. This layer may facilitate formation of a nanowire with a uniformly doped perimeter.

**[0060]** The method may also include forming a pair of contacts, a first of the pair of contacts completely surrounding the perimeter of the source region, and a second of the pair of contacts completely surrounding the perimeter of the drain region. Specifically, contacts are formed in the trenches 625 of Figure 6E. The resulting structure may be similar to, or the same as, the structure 100 of Figure 1A. In an embodiment, the contacts are formed from a metallic species. In one such embodiment, the metallic species is formed by conformally depositing a contact metal and then filling any remaining trench volume. The conformal aspect of the deposition may be performed by using chemical vapor deposition (CVD), atomic layer deposition (ALD), or metal reflow.

**[0061]** Thus, embodiments of the present invention include methods to fabricate nanowire structures with contacts all around, methods of tuning the channel and contact locations (i.e., source and drain regions) areas differently, or methods of doing both in the same process. Structures formed from such methods may provide Rext improvements (reduction) versus conventional structures.

**[0062]** In an embodiment, the contact metal is wrapped all around the nanowire in the source and drain allowing for maximized contact area. In another

embodiment, the ability to tailor the wire sizes or geometries, or both in the source/drain independent from the channel, and vice versa, is provided. Such approaches may achieve the best transistor performance possible in a nanowire-based device. Since contact resistance is inversely proportional to the contact area in a device, embodiments described herein may be used to increase the contact area and decrease the contact resistance of the device. In a specific such embodiment,  $\langle 111 \rangle$  or  $\langle 110 \rangle$  orientated silicon is used to improve metal/semiconductor barrier interactions. Large reduction in contact resistances have been computed for such orientations. Specifically, current versus bias for three surface orientations showing Si(111) and Si(110) orientations have a reduced Schottky Barrier Height as well as changes in the density of states leading to a higher overall current versus the Si(100) orientation.

**[0063]** Figure 7 illustrates a computing device 700 in accordance with one implementation of the invention. The computing device 700 houses a board 702. The board 702 may include a number of components, including but not limited to a processor 704 and at least one communication chip 706. The processor 704 is physically and electrically coupled to the board 702. In some implementations the at least one communication chip 706 is also physically and electrically coupled to the board 702. In further implementations, the communication chip 706 is part of the processor 704.

**[0064]** Depending on its applications, computing device 700 may include other components that may or may not be physically and electrically coupled to the board 702. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

**[0065]** The communication chip 706 enables wireless communications for the transfer of data to and from the computing device 700. The term "wireless" and

its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 700 may include a plurality of communication chips 706. For instance, a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

**[0066]** The processor 704 of the computing device 700 includes an integrated circuit die packaged within the processor 704. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as nanowire transistors built in accordance with implementations of the invention. The term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

**[0067]** The communication chip 706 also includes an integrated circuit die packaged within the communication chip 706. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as nanowire transistors built in accordance with implementations of the invention.

**[0068]** In further implementations, another component housed within the computing device 700 may contain an integrated circuit die that includes one or more devices, such as nanowire transistors built in accordance with implementations of the invention.

**[0069]** In various implementations, the computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 700 may be any other electronic device that processes data.

**[0070]** Thus, nanowire structures having wrap-around contacts have been disclosed. In an embodiment, a nanowire semiconductor device includes a nanowire disposed above a substrate. A channel region is disposed in the nanowire. The channel region has a length and a perimeter orthogonal to the length. A gate electrode stack surrounds the entire perimeter of the channel region. A pair of source and drain regions is disposed in the nanowire, on either side of the channel region. Each of the source and drain regions has a perimeter orthogonal to the length of the channel region. A first contact completely surrounds the perimeter of the source region. A second contact completely surrounds the perimeter of the drain region. In one embodiment, the perimeters of the source and drain regions are approximately the same, and are greater than the perimeter of the channel region.

**CLAIMS**

What is claimed is:

1. A nanowire semiconductor device, comprising:
  - a nanowire disposed above a substrate;
  - a channel region disposed in the nanowire, the channel region having a length and a perimeter orthogonal to the length;
  - a gate electrode stack surrounding the entire perimeter of the channel region;
  - a pair of source and drain regions disposed in the nanowire, on either side of the channel region, each of the source and drain regions having a perimeter orthogonal to the length of the channel region; and
  - a pair of contacts, a first of the pair of contacts completely surrounding the perimeter of the source region, and a second of the pair of contacts completely surrounding the perimeter of the drain region.
2. The nanowire semiconductor device of claim 1, wherein the perimeters of the source and drain regions are approximately the same, and are greater than the perimeter of the channel region.
3. The nanowire semiconductor device of claim 1, wherein the channel region has a width and a height, the width approximately the same as the height, and wherein each of the source and drain regions has a width and a height, the width approximately the same as the height.
4. The nanowire semiconductor device of claim 1, wherein the channel region has a width and a height, the width substantially greater than the height, and wherein each of the source and drain regions has a width and a height, the width substantially greater than the height.
5. The nanowire semiconductor device of claim 4, wherein the nanowire consists essentially of silicon, the perimeter along the width of each of the source and drain regions comprises exposed <110> silicon surfaces, and the perimeter along the

height of each of the source and drain regions comprises exposed <100> silicon surfaces.

6. The nanowire semiconductor device of claim 1, wherein the channel region has a width and a height, the width substantially less than the height, and wherein each of the source and drain regions has a width and a height, the width substantially less than the height.

7. The nanowire semiconductor device of claim 6, wherein the nanowire consists essentially of silicon, the perimeter along the width of each of the source and drain regions comprises exposed <100> silicon surfaces, and the perimeter along the height of each of the source and drain regions comprises exposed <110> silicon surfaces.

8. The nanowire semiconductor device of claim 1, wherein the nanowire consists essentially of silicon, and the entire perimeter of each of the source and drain regions is an exposed <111> silicon surface.

9. The nanowire semiconductor device of claim 1, further comprising:  
a doping layer disposed on and completely surrounding the perimeter of each of the source and drain regions, between the source and drain regions and the contact regions.

10. The nanowire semiconductor device of claim 1, further comprising:  
a pair of spacers disposed between the gate electrode stack and the pair of contacts.

11. The nanowire semiconductor device of claim 1, wherein the contacts comprise a metal species, the gate electrode stack comprises a metal gate and a high-K gate dielectric, and the nanowire comprises silicon, germanium, or a combination thereof.

12. A semiconductor device, comprising:
- a plurality of vertically stacked nanowires disposed above a substrate, each of the nanowires comprising:
    - a discrete channel region disposed in the nanowire, the channel region having a length and a perimeter orthogonal to the length;
    - a pair of discrete source and drain regions disposed in the nanowire, on either side of the channel region, each of the source and drain regions having a perimeter orthogonal to the length of the channel region;
  - a gate electrode stack surrounding the entire perimeter of each of the channel regions; and
  - a pair of contacts, a first of the pair of contacts completely surrounding the perimeter of each of the source regions, and a second of the pair of contacts completely surrounding the perimeter of each of the drain regions.
13. The semiconductor device of claim 12, wherein the perimeters of each of the source regions and the drain regions are approximately the same, and are greater than the perimeters of each of the channel regions.
14. The semiconductor device of claim 12, wherein each of the channel regions has a width and a height, the width approximately the same as the height, and wherein each of the source and drain regions has a width and a height, the width approximately the same as the height.
15. The semiconductor device of claim 12, wherein each of the channel regions has a width and a height, the width substantially greater than the height, and wherein each of the source and drain regions has a width and a height, the width substantially greater than the height.
16. The semiconductor device of claim 15, wherein each of the nanowires consists essentially of silicon, the perimeter along the width of each of the source and drain regions comprises exposed <110> silicon surfaces, and the perimeter along the

height of each of the source and drain regions comprises exposed <100> silicon surfaces.

17. The semiconductor device of claim 12, wherein each of the channel regions has a width and a height, the width substantially less than the height, and wherein each of the source and drain regions has a width and a height, the width substantially less than the height.

18. The semiconductor device of claim 17, wherein each of the nanowires consists essentially of silicon, the perimeter along the width of each of the source and drain regions comprises exposed <100> silicon surfaces, and the perimeter along the height of each of the source and drain regions comprises exposed <110> silicon surfaces.

19. The semiconductor device of claim 12, wherein each of the nanowires consists essentially of silicon, and the entire perimeter of each of the source and drain regions is an exposed <111> silicon surface.

20. The semiconductor device of claim 12, further comprising:  
a doping layer disposed on and completely surrounding the perimeter of each of the source and drain regions, between the source and drain regions and the contact regions.

21. The semiconductor device of claim 12, further comprising:  
a pair of spacers disposed between the gate electrode stack and the pair of contacts.

22. The semiconductor device of claim 21, wherein a portion of the plurality of vertically stacked nanowires under one or both of the spacers is non-discrete.



23. The semiconductor device of claim 21, wherein the contacts comprise a metal species, the gate electrode stack comprises a metal gate and a high-K gate dielectric, and each of the nanowires comprises silicon, germanium, or a combination thereof.

24. A method of fabricating a nanowire semiconductor device, the method comprising:

- forming a nanowire above a substrate;
- forming a channel region in the nanowire, the channel region having a length and a perimeter orthogonal to the length;
- forming a gate electrode stack surrounding the entire perimeter of the channel region;
- forming a pair of source and drain regions in the nanowire, on either side of the channel region, each of the source and drain regions having a perimeter orthogonal to the length of the channel region; and
- forming a pair of contacts, a first of the pair of contacts completely surrounding the perimeter of the source region, and a second of the pair of contacts completely surrounding the perimeter of the drain region.

25. The method of claim 24, wherein forming the channel region comprises removing a portion of the nanowire, and wherein the perimeters of the source and drain regions are approximately the same, and are greater than the perimeter of the channel region.


26. The method of claim 24, wherein forming the pair of source and drain regions comprises growing a portion of the nanowire, and wherein the perimeters of the source and drain regions are approximately the same, and are greater than the perimeter of the channel region.

27. The method of claim 26, wherein the nanowire consists essentially of silicon, and growing the portion of the nanowire comprises forming exposed  $\langle 111 \rangle$  silicon surfaces along the entire perimeter of each of the source and drain regions.


28. The method of claim 27, wherein forming the exposed <111> silicon surfaces comprises using a deposition and selective etch process.

29. The method of claim 24, wherein forming the pair of source and drain regions comprises forming a doping layer on and completely surrounding the perimeter of each of the source and drain regions.

30. The method of claim 24, further comprising:  
prior to forming the pair of source and drain regions and the pair of contacts,  
forming a pair of spacers adjacent the gate electrode stack.




**FIG. 1A**




**FIG. 1B**


**FIG. 1C**




**FIG. 2A**




**FIG. 2B**




**FIG. 3A**




**FIG. 3B**




**FIG. 4A**




**FIG. 4B**




**FIG. 4C**




**FIG. 5**




**FIG. 6A**




**FIG. 6B**



**FIG. 6C**



**FIG. 6D**



**FIG. 6E**




FIG. 7



## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US20 11/067226**A. CLASSIFICATION OF SUBJECT MATTER****HOIL 21/28(2006.01)i, HOIL 21/336(2006.01)1, HOIL 29/78(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

HOIL 21/28; HOIL 21/336; HOIL 29/786; HOIL 51/40; HOIL 29/66; HOIL 29/775; HOIL 29/745; HOIL 27/1 1

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean utility models and applications for utility models  
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
eKOMPASS(KIPO internal) & Keywords: nanowire, gate, channel and contact**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	Us 2007-0072335 AI (SEUNG-JAE BAIK et al.) 29 March 2007 See the abstract , figures 1-6, paragraphs [0022] -[0046] and claims 1-6 .	1-30
A	Us 2011-0031473 AI (CHANG JOSEPHINE et al.) 10 February 2011 See the abstract , figures 1-6, paragraphs [0041] -[0054] and claims 1-12 .	1-30
A	Us 2011-0012085 AI (DELIGIANNI HARIKLIA et al.) 20 January 2011 See the abstract , figures 1-6, pages 4-5 and claim 1.	1-30
A	QS 2008-0258207 AI (RADOSAVLJEVIC MARIO et al.) 23 October 2008 See the abstract , figures 1-3, paragraphs [0018] -[0031] and claims 1-10 .	1-30



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

05 SEPTEMBER 2012 (05.09.2012)

Date of mailing of the international search report

**17 SEPTEMBER 2012 (17.09.2012)**

Name and mailing address of the ISA/KR

Korean Intellectual Property Office  
189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan  
City, 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

K'im, Sang-Taek

Telephone No. 82-42-481-8623



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/067226

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007-0072335 A1	29.03.2007	KR 10-0755367 B1 KR 10-2006-0 128620 A US 2009-01 14904 A1 US 7482206 B2	04.09.2007 14.12.,2006 07.05.,2009 27.01.,2009
US 2011-0031473 A1	10.02.2011	TW 201123429 A US 8216902 B2 WO 2011-015440 A1	01.07.2011 10.07.,2012 10.02.2011
US 2011-0012085 A1	20.01.2011	CN 101399207 A US 2011-0108803 A1 US 7892956 B2	01.04.2009 12.05.2011 22.02.2011
US 2008-0258207 A1	23.10.2008	CN 101208805 AO DE 11200600 1735 B4 DE 11200600 1735 T5 GB 0724762 DO GB 2442379 A GB 2442379 B JP 2008-544558 A JP 2008-544558 T KR 10-1021369 B1 KR 10-2008-0024168 A TW I314779A TW I314779B US 2007-000 1219 A1 US 7279375 B2 US 7898041 B2 WO 2007-005697 A2 WO 2007-005697 A3	25.06.2008 18.11.,2010 28.08.2008 30.01.,2008 02.04.2008 09.03.2011 04.12.,2008 04.12.,2008 14.03.2011 17.03.,2008 11.09.2009 11.09.,2009 04.01.,2007 09.10.,2007 01.03.,2011 11.01.,2007 11.01.,2007