

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 March 2006 (02.03.2006)

PCT

(10) International Publication Number
WO 2006/021568 A1

(51) International Patent Classification⁷: **H01L 21/00**,
21/84

(21) International Application Number:
PCT/EP2005/054157

(22) International Filing Date: 24 August 2005 (24.08.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/923,792 24 August 2004 (24.08.2004) US
05101618.6 2 March 2005 (02.03.2005) EP

(71) Applicant (for all designated States except US): **OTB GROEP B.V.** [NL/NL]; Luchthavenweg 10, NL-5657 EB Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KOK, Ronaldus Joannes Cornelis Maria** [NL/NL]; Parklaan 32, NL-5613 BE Eindhoven (NL). **EVERS, Marinus Franciscus Johannes** [NL/NL]; Ginderover 33, NL-5591 JM Heeze (NL). **DINGS, Franciscus Cornelis** [NL/NL]; Regulus 23, NL-5505 TD Veldhoven (NL).

(74) Agents: **CLARKSON, Paul Magnus** et al.; Howrey LLP, P.O. Box 94361, NL-1090 GJ Amsterdam (NL).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE,

[Continued on next page]

(54) Title: IN-LINE PROCESS FOR MAKING THIN FILM ELECTRONIC DEVICES



(57) Abstract: An in-line process for making a thin film electronic device on a substrate is described comprising the steps of: a) depositing a structurable layer onto a substrate; b) depositing a patternable material onto the structurable layer in a first pattern; and c) etching the structurable layer in areas uncovered by the patternable material. The steps are carried out without intermediate exposure of the substrate to ambient air.

WO 2006/021568 A1



LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

In-line process for making thin film electronic devices

Technical Field

[0001] The present invention relates to an in-line process for making a thin film electronic device on a substrate. In a preferred embodiment the thin film electronic device is a thin film transistor. In a still more preferred embodiment, this process is integrated in and in-line process for making flat panel displays.

Background art

[0002] There is a growing market for flat panel displays in a wide variety of uses. Small flat panel displays are used in, for example, mobile phones and digital cameras. Larger panels are used as screens in laptop computers. Still larger panels, having a diagonal dimension of for example 13 or 17 inches, are becoming very popular as monitors for desktop personal computers. Still larger panels are being used increasingly in television receivers.

[0003] In its essence, a flat panel display comprises an array of pixels on a substrate. The pixels may comprise liquid crystals, or organic light emitting diodes, or OLEDs. In both cases a picture is formed by selectively activating pixels within the grid. The picture quality and resolution is determined to a large extent by the level of sophistication of the system for driving the pixels.

[0004] The segment drive method is designed to apply a voltage to discrete groups of pixels at the same time. This method is suitable for simple displays such as those in calculators, but are unsuitable for more sophisticated displays because of their relatively poor resolution.

[0005] For higher resolution displays a form of matrix drive method is required. Two types of drive method are used for matrix displays. In the static, or direct, drive method each pixel is individually wired to a driver. This is a simple driving method, but as the number of pixels is increased the wiring becomes very

complex. An alternative method is the multiplex method, in which the pixels are arranged and wired in a matrix format. There are two types of matrix format, passive matrix and active matrix.

- [0006] In passive matrix displays there are no switching devices, and each pixel is activated more than one frame time. The effective voltage applied to the pixel must average the signal pulses over several frame times, which results in a slow response time and a reduction of the maximum contrast ratio. The addressing of a passive matrix display also results in cross-talk that produces blurred images, because non-selected pixels are driven through a secondary signal voltage path.
- [0007] In active matrix displays a switching device and a combined storage capacitor can be integrated at each cross point of the electrodes, such that each pixel has at least one switching device. Active matrix displays have no inherent limitation in the number of scan lines, and present fewer cross-talk issues. Most active matrix displays use switching devices that are transistors made of deposited thin films, known as thin film transistors or TFTs.
- [0008] An essential part of any TFT is a thin layer of semi-conducting material. A suitable semiconducting material is doped silicon. If doped silicon is used, it is usually in the form of amorphous silicon (a-Si). Amorphous silicon TFTs can be made in large area fabrication at a relatively low temperature (300 to 400 degrees C).
- [0009] Poly-crystalline silicon (p-Si) or microcrystalline silicon (mc-Si) is superior to amorphous silicon in that it has an electron mobility that is 1 or 2 orders of magnitude greater than that of amorphous silicon. However, polycrystalline and microcrystalline silicon are costly to make and especially difficult to fabricate when manufacturing large area displays.
- [0010] The creation of a TFT requires a significant number of individual process steps, each of which needs to be carried out in a vacuum or a controlled atmosphere in order to avoid contamination. Even small amounts of contamination may seriously hamper or even destroy the functionality of the TFT. The creation of a flat panel display requires additional steps of depositing materials, such as

the display materials themselves and encapsulation layers protecting the TFTs and display materials from ambient influences.

[0011] The current practice is to conduct these individual process steps in separate, dedicated machines. This requires that all individual machines necessary for manufacturing a flat panel display be assembled in a clean room, and that the substrates be moved from one machine to the next. Manufacturing logistics often require that substrates be stored for some length of time in-between process steps. To avoid contamination, this storage also needs to take place in a clean room environment.

[0012] Manufacturers of flat panel displays have sought to overcome the inherent cost of these manufacturing processes by using large substrate panels upon which several flat panel displays can be manufactured at one time. Although this approach allows for a certain economy of scale, it requires the handling of ever larger substrate panels with the accompanying cost of requiring increasingly costly equipment for carrying out the steps of the manufacturing process, and for conveying the substrate panels from one process step to the next.

Disclosure of the invention

[0013] It is, therefore, an object of the present invention to provide an in-line process for the manufacture of thin film transistors on a substrate. It is a further object of the present invention to integrate the in-line process for manufacturing thin film transistors into an in-line process for manufacturing flat panel displays.

[0014] In a first embodiment the invention relates to an in-line process for making a thin film electronic device on a substrate, comprising the steps of:

- a) depositing a structurable layer onto a substrate;
- b) depositing a patternable material onto the structurable layer in a first pattern; and
- c) etching the structurable layer in areas uncovered by the patternable material;

- [0015] said steps being carried out without intermediate exposure of the substrate to ambient air.
- [0016] The first pattern in which the patternable material is deposited can be a layer fully covering the structurable layer. This full layer may be subsequently developed into a second pattern, for example by covering the layer with a mask, and curing the exposed areas of the patternable layer by, for example irradiation.
- [0017] In an alternate embodiment the patternable material is deposited in a first pattern approximating said second pattern, and subsequently cured into the desired second pattern, which is inscribed within the first pattern. In a further embodiment, the second pattern may be formed by ablation of parts of the first pattern.
- [0018] In a preferred embodiment the thin film electronic device is a thin film transistor.
- [0019] In a further preferred embodiment the invention relates to a process for manufacturing a flat panel display incorporating the in-line process for making thin film transistors on a substrate, whereby the TFTs are formed on the substrate arranged in a pixel pattern, and the formation of the thin film transistors is followed by the steps of:
- d) placing discrete particles of OLED material onto the substrate, said particles being associated with said pixels;
 - e) placing a cathode on top of the OLED particles to form an OLED device;
 - f) encapsulating the OLED.
- [0020] Instead of an OLED material, liquid crystals between two glass plates may be deposited onto the TFTs.
- [0021] The term " in-line process" , as used herein, means a process comprising several process steps that need to be carried out in a vacuum or in a controlled atmosphere, whereby these process steps are carried out in interconnected process stations, such that the substrate is not exposed to ambient air during or in-between process steps. A preferred thin film electronic device is a thin film transistor.

- [0022] The term “ substrate” in this context is intended to encompass known glass and silicon substrates as well as polymer substrates and other suitable materials on which the inline process of the invention may be performed.
- [0023] Preferably, the in-line process is continuous in the sense that subsequent process steps follow one another without intermediate storage of the substrate, other than small buffers for short-term storage.
- [0024] The term “ ambient air” as used herein means air suitable for the breathing needs of human beings. As such the term encompasses outside air, conditioned air as may be found inside a building, and conditioned and purified air as may be found in a clean room.
- [0025] The structurable layer may be an insulating layer, a metal layer, a layer of a transparent conducting oxide (TCO), a semiconducting layer or any other layer that may be suitably structured to form part of the thin film electronic device. A preferred semiconducting material for the structurable layer is doped silicon.
- [0026] The structurable layer may be deposited using an evaporation process, preferably a plasma-enhanced chemical vapor deposition (PECVD) process, or a sputtering process.
- [0027] The term “ etching” is intended to mean any appropriate technique for removing material or otherwise changing its properties.
- [0028] The term “ patternable layer” is intended to mean any layer that may be applied or formed on the structurable layer and that may form a pattern or may be treated to cause a pattern to be formed. A preferred form of patternable material is photoresist material that may be cured e.g. by exposure to light and then developed. Other forms of patterning are also known e.g. where part of an active layer is removed by laser ablation. Such a process is known from the unpublished PCT application PCT/IL2004/000792, the contents of which are hereby incorporated by reference in their entirety. Further alternative processes that permit a fine pattern to be formed in a layer may also be used, in particular, surface energy patterning techniques and other modifications of the surface properties of the patternable layer e.g. under influence of illumination

- [0029] The patternable material is used for selectively covering the structurable layer, so that this layer may be structured by, for example, by etching away the exposed portions of the structurable layer. To this end the patternable material may be deposited in a first pattern, and subsequently selectively cured in a second pattern, inscribed within the first pattern. In this context, the term "cured" is intended to cover any process that may distinguish the properties of part of the patternable layer and encompasses conventional negative and positive photoresist and also laser ablation techniques for forming the second pattern.
- [0030] The first pattern may be a full layer, completely covering the structurable layer. Any known technique may be used for depositing the layer of patternable material. For use with photoresist material, curing of selected areas of this layer may be done by irradiation through a mask. Uncured photoresist material is then removed in a developing process, resulting in the desired second pattern.
- [0031] Selective patterning of the patternable material may also be accomplished using a direct imaging technique.
- [0032] In a preferred embodiment the first pattern is not a full layer, but approximates the desired structure of the structurable layer. The patternable material is selectively removed to form the desired second pattern. It will be clear that the first pattern must be such that the second pattern can be inscribed within the first pattern.
- [0033] A preferred technique for depositing the patternable material in a first pattern that is less than a full layer is a printing technique, whereby the patternable material is deposited using a printhead. Advantages of such a technique is that less patternable material is used, and less patternable material needs to be removed in the following step.
- [0034] In a preferred embodiment the patternable material is deposited and cured using an integrated printhead/cure head assembly. Even more preferably the assembly also comprises a scan head.
- [0035] The in-line process of the present invention preferably is a continuous process. More preferably the process comprises in-line quality checks, and feedback

loops for adjusting selected process parameters based on these in-line quality checks.

- [0036] In addition to the process steps described hereinabove the process optionally comprises process steps selected from the group of a washing step; a pre-bake step of the patternable layer; a post-bake step of the patternable layer; a structured layer annealing step; and combinations thereof.
- [0037] The process for making a thin film electronic device may be incorporated in a process for making a flat panel display.
- [0038] In a preferred embodiment the in-line process of the present invention is used for depositing onto a substrate thin film transistors that are arranged as pixels. Preferably this process is integrated with an in-line process for printing organic light emitting material in discrete areas associated with these pixels. Preferably this process is followed by an in-line process for providing a cathode to the organic light emitting material to form an OLED device, and for covering said OLED device with encapsulating layers.
- [0039] It is desirable to create pixels capable of emitting light of different colors. This may be accomplished by combining in each pixel organic light emitting materials capable of emitting light of different colors. Another possibility is to provide an organic light emitting material emitting light of one color, preferably white, and providing color filters or a phosphorescing material.
- [0040] The organic light emitting material may be deposited using an evaporation technique or a printing technique. The color filters and the phosphorescing material are preferably applied using a printing technique.
- [0041] The process may comprise feedback loops based on in-line quality checks.
- [0042] For the in-line process of this invention, it is desirable to use an assembly for processing substrates, which assembly comprises a vacuum load lock and at least one process chamber. In this context the term " vacuum" encompasses both an air pressure that is greatly reduced from atmospheric pressure, as well as controlled, specialized environments, such as carefully purified air and inert gases.

- [0043] Desirably the assembly comprises a series of process chambers, each process chamber being dedicated to a specific process step. Preferably the assembly further comprises conveying means for conveying a substrate between neighbouring process chambers.
- [0044] In a preferred embodiment the apparatus for performing the process of the present invention is modular, and comprises an in-line module for making thin film transistors on a substrate, an in-line module for printing light emitting material onto the substrate, and an in-line module for providing a cathode and encapsulating layers.
- [0045] As desired, the apparatus may further comprise an in-line module for applying color filters, or an in-line module for applying phosphorescing material.
- [0046] The various modules may be stand-alone modules, in which case they may be assembled in a common clean room. Preferably, the various modules are connected by connecting vacuum chambers, each connecting vacuum chamber having conveying means for conveying a substrate to a neighbouring module.
- [0047] Preferably the assembly is provided with a conveying device for moving the substrates from a vacuum lock to a process chamber. Such an assembly is disclosed in published U.S. patent application U.S. 2004/0049308, the disclosures of which are incorporated herein by reference.
- [0048] In a preferred embodiment the assembly comprises a number of process chambers, each dedicated to a specific process step. A conveying device is provided for moving the substrates from the vacuum lock to the first process chamber, and successively to subsequent process chambers. After completion of the final process step in the last process chamber, the substrate is moved to a vacuum lock from where it can be removed from the assembly. A preferred assembly is disclosed in Netherlands patent application number 102 4215, filed September 3, 2003, the disclosures of which are incorporated herein by reference.
- [0049] The in-line process of the present invention preferably comprises at least one step involving the deposition of silicon nitrides. It is desirable to use a source

that is capable of depositing silicon nitrides at a high deposition speed, as otherwise such a process step could become the rate determining step for the entire in-line process. European patent number EP 0 297 637 discloses a plasma source that is capable of depositing silicon nitrides with deposition speeds on the order of tens of nm per second. This plasma source is particularly preferred for use in silicon nitride deposition steps of the in-line process of the present invention. The disclosures of European patent number EP 0 297 637 are incorporated herein by reference. A particularly preferred plasma source is disclosed in Netherlands patent application 102 3491, filed May 21, 2003, the disclosures of which are incorporated herein by reference.

Brief description of the drawings

- [0050] Fig. 1 is a schematic comparison of a batch process, a semi-batch process, and the in-line process of the present invention.
- [0051] Fig. 1A is a more detailed representation of a process step station as may be used in a batch or semi-batch process.
- [0052] Fig. 2 is a schematic cross sectional view of a device manufactured by the process of the present invention.
- [0053] Fig. 3 is a schematic representation of the process steps for making a structured layer.
- [0054] Fig. 4 is a schematic representation of an integrated printhead/cure head/scan head assembly.
- [0055] Fig. 5 shows part of a module for making depositing a structured layer on a substrate.
- [0056] Fig. 6 shows a complete modular apparatus for making a flat screen display panel.
- [0057] Figure 1 compares the principles of a batch process for the manufacture of, for example, a TFT, with what could be considered a semi-batch process, and with the in-line process of the present invention. . In the following, although the

- process in relation to a technique using a photoresist layer is described, it is intended that this be interpreted to apply equally to other patternable layers.
- [0058] Section A of Fig. 1 is a schematic depiction of a batch process. The various steps of the manufacturing process are carried out in dedicated devices, each represented by a rectangular block. The devices are placed in a common clean room, 10. Devices 11a, 11b, and 11c, are identical, and may be operating simultaneously. The arrows depict, schematically, the flow of a product through the manufacturing process.
- [0059] An important feature of the batch manufacturing process is the cross-over of product from one “ assembly line” to another, as illustrated by crossing arrows 12a and 12b.
- [0060] Another important feature is the presence of redundant capacity at certain stages of the manufacturing process, which is the result of the fact that the capacities of individual devices are not always attuned to each other. Also, the designers of batch processes may have a need for building spare capacity into their process in order to be able to deal with imbalances in the process logistics, and with occasional equipment breakdowns.
- [0061] This feature of the batch process is illustrated by rectangular boxes that do not have incoming or outgoing arrows.
- [0062] An aspect of the batch process is the use of batch wise loadlocking of the substrates, leading to variation in history before the substrates are processed.
- [0063] Yet another feature of the batch process is the fact that product may need to be stored in clean room 10 for some length of time while waiting for a device dedicated to the next process step to become available. This feature is not shown in Fig. 1.
- [0064] Section B of Fig. 1 shows what could be considered a “ semi-batch” process. As in the batch process, dedicated devices depicted by rectangular boxes are placed together in a common clean room. In the semi-batch process there typically is one such device for each process step. The product flows from one device to the next, as shown by the arrows.

- [0065] As in the batch process, product may have to be stored in the clean room for some length of time while waiting for the device for the next process step to become available. This is not shown in Fig. 1.
- [0066] Section C of Fig. 1 shows schematically an in-line process according to the present invention. The rectangular boxes represent modules of an integrated manufacturing unit. The modules are interconnected, and the product is conveyed from one module to the next by a conveying means (not shown). A load-lock is integrated in the manufacturing unit. As the modules are interconnected, there is no need for the modules to be placed in a clean room environment. As the product is not exposed to an ambient environment in between process steps, the time lost in preparing the product for each subsequent process step is much reduced as compared to both the batch and the semi-batch processes.
- [0067] The production capacities of the individual modules are attuned to one another, so that the amount of idle time between process steps is much reduced as compared to both the batch and the semi-batch processes.
- [0068] Another advantage of the in-line process is that all substrates have the same process history, resulting in a much reduced product variability as compared to products made by a batch process or a semi-batch process.
- [0069] Fig. 1A shows in more detail one of the modules 11a, 11b, 11c.
- [0070] Module 11 comprises docking stations 13a, 13b; load locks 14a and 14b; and process chamber 15.
- [0071] Portion b of Fig. 1A shows a so-called Automated Guide Vehicle (AGV) 16, which is used for transporting container 18, which holds a stack of substrates 17.
- [0072] To subject the substrates 17 to the process of process chamber 15, AGV 16 is moved into docking station 13a, and from there into load lock 14a. In load lock 14a the substrates are pre-conditioned, and then moved one-by-one into process chamber 15 to undergo a specific process step. After each substrate has undergone the process step of process chamber 15 it is moved onto an AGV that is waiting in load lock 14b. After all the substrates have received the

process step of process chamber 15 the AGV is moved from load lock 14 b to docking station 13b, and from there into the clean room environment (not shown).

- [0073] From this description it will be clear that this process results in each substrate having a different process history, as their respective dwell times in load locks 14a and 14b may vary widely.
- [0074] The semi-batch process of section B of Fig. 1 uses similar modules, resulting in the same kind of variations in process history between individual substrates. These differences accumulate during the various process steps, and may result in significant differences in product quality, even among substrates of one batch.
- [0075] Figure 2 shows a cross section of a preferred light emitting device 20 suitable for use in the flat panel displays made by the process of the present invention. Substrate 21 can be any suitable substrate known in the art. The preferred substrate is transparent, for example a thin sheet of glass or a transparent polymer.
- [0076] Deposited on the substrate 21 is a gate 22. A preferred gate composition is a sputtered layer of 100 to 500 nm thickness of a metal, TCO or combination of the two. The substrate and the gate are covered by a layer of silicon nitride 23. On top of the silicon nitride layer, immediately above the gate 22, is a layer of a semiconducting material 24. The semiconducting layer 24 may consist of doped versions of amorphous silicon, microcrystalline silicon, or a mixture of polycrystalline silicon and microcrystalline silicon. On top of the silicon nitride layer 23 is the source layer 25, in contact with the semiconducting layer. The source layer 25, which can be a sputtered layer of, for example, a metal like Al, Ag, Au, Mo, Cr, Ti, or an oxide like ZnO or a TCO, has an opening in the area of the semiconducting layer. On top of the entire structure is a planarizing layer 26. On top of of planarizing layer 26 is anode 27, which penetrates through the planarizing layer so as to make electrical contact with source layer 25. The anode material may be any conductive material that can be easily deposited by

- known techniques. Preferably the anode is a light-reflecting layer of Al, Ag, Au, Mo, Cr, Ti, ZnO or TCO. Aluminum is specifically preferred.
- [0077] Light emitting material 28 is deposited on top of anode 27. The light emitting material is preferably an organic light emitting material. The organic light emitting material may be a so-called "small molecule" (i.e., non-polymeric) material, or it may be a polymeric light emitting material. Examples of a small molecule material include fluorescent metal chelates, for example 8-hydroxyquinoline aluminum (Alq₃). Examples of polymeric materials include the conjugated polymers disclosed in US Patent 5,247,190, the disclosures of which are incorporated herein by reference. Of these polymers, poly(p-phenylenevinylene) ("PPV") is particularly preferred.
- [0078] Cathode 29 is positioned on top of the light emitting material 28, in the area immediately above the TFT. Shown in Fig. 2 also is blocking layer 30, which prevents light from reaching the TFT and influencing its operation. This blocking layer is optional.
- [0079] Gate 22, silicon layer 24, source layer 25, planarizing layer 26, anode 27, and blocking layer 30, are structured layers.
- [0080] The TFT, the anode, the cathode and the light emitting material form the functional part of the light emitting display device. The device is covered with a number of encapsulation layers to protect the device from the harmful influences of ambient oxygen and water vapor. On top of the encapsulation layer 31 is an adhesive layer 32, which forms a bond between the device and front glass layer 33. Having a glass substrate and a protecting front glass layer has the advantage that a stable symmetric structure is obtained.
- [0081] Multiple variations are possible in the stack of thin layers used to make a light emitting device. The sequence may be varied, and layers can be added or removed depending on the specifics of the device to be produced.
- [0082] Figure 3 is a schematic representation of the process for depositing an electronic device, such as a thin film transistor, onto a substrate. A glass substrate 30, shown in Fig. 3a, is covered with a structurable layer 31 (Fig. 3b), such as a doped silicon layer, using the plasma-enhanced chemical vapor

deposition (PECVD) process disclosed in European patent number EP 0 297 637. The structurable layer is then coated with a photoresist material (32), in a first pattern. The first pattern shown is a full layer covering all of the structurable layer, but the first pattern may conveniently be less than a full layer, such as a rough approximation of the second pattern to be formed in a subsequent step.

- [0083] In step d the photoresist coating (32) is exposed to a light source through a mask. The mask is designed to provide a second pattern, inscribed within the first pattern. The light source can be any source suitable for curing the photoresist material in the desired areas.
- [0084] In a developing step the non-cured photoresist material is removed, resulting in the structurable layer being in discrete, predetermined areas. Exposed portions of the structurable layer are removed by etching (step c), resulting in a structure forming part of the required transistor. After the etching step the photoresist material is stripped off.
- [0085] This process is repeated to form a complete transistor.
- [0086] The process described in figure 3 and the accompanying text utilizes the common approach of providing a full layer of photoresist material covering the entire working area of the substrate, followed by selective removal. In a preferred embodiment the thin film transistor structure is created by means of the integrated printing and curing head of figure 4. This integrated printing and curing head 40 comprises printhead 41, a first cure scan head 42, a first scan head 43, a second cure scan head 44, and a second scan head 45. The printhead assembly is attached to a movable frame 46, which provides movement in the X- and Y-directions above substrate 47. The operation of the integrated printing and curing head 30 is described in detail in Netherlands patent application NL 1026013, filed April 23, 2004. By combining a printing head 41 and a first curing and scanning head 42, the integrated printing and curing head makes it possible to fine-tune the curing pattern of the photoresist material without the need for aligning a mask. As the operation of the printing and curing head is computer-controlled, any modifications to the required

pattern can be simply made by reprogramming the computer, and do not require any hardware changes as would be necessary if a mask is used.

[0087] After the thin film transistor is formed, the required areas are filled in with a light emitting material, such as an organic light emitting display, or OLED, material. The preferred method of depositing the light emitting material is by using an ink jet print head. This technique is disclosed in detail in published patent application U.S. 2003/0218645, the disclosures of which are incorporated herein by reference.

[0088] Figure 5 is a schematic representation of an in-line module 50 for the manufacture of thin film transistors on a substrate. This is an assembly of the type described in Netherlands patent application 1024215, filed September 3 2003, the disclosures of which are incorporated herein by reference. A substrate is introduced into a load lock chamber (not shown). From the load lock chamber the substrate is moved through a series of process chambers by a conveying means (not shown). After conditioning of the substrate, the substrate is moved to process chamber 51, which is provided with a device for depositing a layer that has to be structured such as a metal layer, a TCO layer, a semiconducting layer or and insulating layer. The substrate is then moved to process chamber 52, which is provided with an integrated printing and curing head of the type described hereinabove. The deposited photoresist material is developed in process chamber 53. During this process any non-cured photoresist material is removed. This exposes discrete areas of the underlying layer to an etching step, which takes place in process chamber 54. The remaining photoresist material is removed in a stripping/ashing step in chamber 55. The substrate is then subjected to a cleaning step in chamber 56, which may be CO₂ snow cleaning. This module can be repeated several times as required for the device to be produced.

[0089] It will be understood that this module is itself modular, and that the in-line manufacturing process may be varied by substituting sputtering, ink-jet printing, or spin-coating modules for the depicted PECVD modules.

- [0090] Figure 6 shows the modular design of an in-line apparatus for the manufacture of the entire flat panel display. The first module 70 is the module for in-line formation of the thin film transistor, which is described in more detail hereinabove. As shown in figure 6, this module is executed with two rows of process chambers connected by a conveying chamber 71. This setup is sometimes preferred to save the floor space, but is otherwise functionally similar to the module shown in figure 5. The second module, 72, comprises a second series of process chambers and is dedicated to the in-line printing of the organic light emitting material. OLEDs emitting different colors of light may be printed close together so as to form a single pixel, or in the alternative light emitting material of one color may be printed in discrete areas or the entire area of the pixel, each provided with a color filter of a different color.
- [0091] Module 73 has a third series of process chambers designed for providing the cathode material and the encapsulation layers, and, optionally, an adhesive layer and a front glass panel.
- [0092] The three modules may be each freestanding, for example put together in a clean room environment. However, in a preferred embodiment of the present invention the three modules are interconnected by vacuum chambers and provided with conveying means for conveying a substrate from one module to the next.
- [0093] The invention is not limited to the production of TFT structures for displays. The same method can be applied for the production of all kind of structured layers in electronic devices. One example is the production of a TCO or ITO layer of passive matrix displays. On a glass or polymer substrate an ITO layer is deposited by for example sputtering which layer is structured by depositing a photo resist layer on top of it, structuring the photo resist and etching the ITO layer.
- [0094] Other examples of electronic devices that can be produced with the method of the invention are light emitting diodes, displays for signing, sensors, organic electronics, micro electronic mechanical systems (MEMS), opto-electronic devices, and structures in the production of microchips.

Claims

1. An in-line process for making a thin film electronic device on a substrate, comprising the steps of: a) depositing a structurable layer onto a substrate; b) depositing a patternable material onto the structurable layer in a first pattern; and c) etching the structurable layer in areas uncovered by the patternable material; said steps being carried out without intermediate exposure of the substrate to ambient air.
2. The in-line process of claim 1, wherein the structurable layer is an insulating layer, a metal layer, a TCO layer or a semiconducting layer.
3. The in-line process according to any preceding claim, wherein the thin film electronic device is a thin film transistor.
4. The in-line process according to any preceding claim, wherein step a) comprises a plasma-enhanced chemical vapor deposition process.
5. The in-line process according to any of claims 1 to 4, wherein step a) comprises sputtering of a material selected from the group consisting of metals and TCO.
6. The in-line process according to any of claims 1 to 4, wherein step a) comprises evaporation of a material selected from the group consisting of metals and TCO.
7. The in-line process according to any preceding claim, wherein step b) comprises depositing the patternable material onto the structurable layer in a first pattern and selectively treating the patternable material to produce a second pattern within the first pattern.
8. The in-line process according to any preceding claim, wherein the step of depositing patternable material is followed by selectively curing the patternable material by irradiation using a mask.
9. The in-line process according to any of claims 1 to 7, wherein the step of depositing patternable material is followed by selectively curing the patternable material by irradiation using direct imaging.
10. The in-line process according to any preceding claim, wherein the step of depositing patternable material is carried out by using a printhead.

11. The in-line process of claim 10, wherein the step of depositing patternable material is integrated with a step of selectively curing said patternable material, using an integrated printhead/cure head assembly.
12. The in-line process of claim 11 wherein the integrated printhead/cure head further comprises a scan head.
13. The in-line process according to any preceding claim, which is a continuous process.
14. The in-line process according to any preceding claim, further comprising feedback loops based on in-line quality checks.
15. The in-line process according to any preceding claim, further comprising subsequently removing substantially all the patternable material.
16. The in-line process of claim 1, further comprising a process step selected from the group consisting of a washing step, a pre-bake step of the patternable material, a post-bake step of the patternable material, a step of annealing of the structured layer, and combinations thereof.
17. The in-line process according to any preceding claim wherein patternable material is removed by laser ablation.
18. The in-line process according to any preceding claim, wherein the patternable material is a negative photoresist and the process further comprises developing the photoresist material.
19. The in-line process according to any of claims 1 to 17, wherein the patternable material is a positive photoresist and the process further comprises developing the photoresist material.
20. The in-line process according to any of claims 1 to 17, wherein the patternable material is responsive to surface energy.
21. The in-line process according to any of claims 1 to 17, wherein the patternable material is an ablatable lacquer
22. An in-line process for the manufacture of a flat panel display, incorporating the in-line process of any of claims 1 to 21.

23. The in-line process according to any preceding claim comprising: a) an in-line process for making thin film transistors on a substrate, said thin film transistors being arranged as pixels; b) an in-line process for printing organic light emitting material in discrete areas associated with said pixels; c) an in-line process for providing a cathode to the organic light emitting material to form an OLED device, and for covering said OLED device with encapsulation layers.
24. The in-line process of claim 23 wherein organic light emitting materials emitting light of different colors are combined to form a pixel.
25. The in-line process of claim 23 wherein organic light emitting material emitting light of one color is combined with color filters to form a pixel.
26. The in-line process of claim 23 wherein organic light emitting material emitting light of one color is combined with phosphorescing material to form a pixel.
27. The in-line process according to any of claims 23 to 26, wherein the organic light emitting material is deposited by using an evaporation technique.
28. The in-line process of claim 25 wherein the color filters are applied by using a printing technique.
29. The in-line process of claim 26 wherein the phosphorescing material is applied by using a printing technique.
30. The in-line process according to any of claims 23 to 30, further comprising a cathode deposition step.
31. An apparatus for performing the process according to any preceding claim, comprising: a) a vacuum load lock; b) at least one process chamber; and c) conveying means for conveying a substrate from a vacuum load lock to a process chamber.
32. The apparatus of claim 31, comprising a series of process chambers, each process chamber being dedicated to a specific process step, and further comprising conveying means for conveying a substrate between neighbouring process chambers.

33. An apparatus for performing the process according to any of claims 23 to 30, comprising: a) an in-line module for making thin film transistors on a substrate; b) an in-line module for printing light emitting material onto the substrate; c) an in-line module for providing a cathode and encapsulating layers.
34. The apparatus of claim 33, further comprising an in-line module for applying color filters.
35. The apparatus of claim 33 or claim 34, further comprising an in-line module for applying phosphorescing materials.
36. The apparatus according to any of claims 33 to 35, wherein the modules are connected by connecting vacuum chambers, each connecting vacuum chamber having conveying means for conveying a substrate from one module to a neighbouring module.




Figure 1




Figure 1A




Figure 2




Figure 3




Figure 4

6/7




Figure 5




Figure 6

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2005/054157

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/00 H01L21/84		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2004/010480 A (APPLIED MATERIALS, INC) 29 January 2004 (2004-01-29) page 3, paragraph 10 - page 4, paragraph 13; figure 1A	1-36
X	US 2004/141832 A1 (JANG GEUN-HA ET AL) 22 July 2004 (2004-07-22) page 1, paragraph 8 - paragraph 10	1-36
X	US 2004/055537 A1 (KURITA SHINICHI ET AL) 25 March 2004 (2004-03-25) page 1, paragraph 3 - paragraph 9	1-36
X	US 2001/015074 A1 (HOSOKAWA AKIHIRO) 23 August 2001 (2001-08-23) page 1, paragraph 5 - paragraph 7 ----- -/--	1-36
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.		
<input checked="" type="checkbox"/> Patent family members are listed in annex.		
° Special categories of cited documents :		
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family	
Date of the actual completion of the international search <p style="text-align: center;">10 November 2005</p>	Date of mailing of the international search report <p style="text-align: center;">21/11/2005</p>	
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer <p style="text-align: center;">Hoffmann, N</p>	

INTERNATIONAL SEARCH REPORT

 International Application No
 PCT/EP2005/054157

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/151562 A1 (HOFMEISTER CHRISTOPHER ET AL) 5 August 2004 (2004-08-05) page 3, paragraph 44 page 5, paragraph 52 -----	1-36
A	EP 1 172 843 A (NORDSON CORPORATION) 16 January 2002 (2002-01-16) column 1, paragraph 3 -----	1-36
A	US 6 277 199 B1 (LEI LAWRENCE CHUNG-LAI ET AL) 21 August 2001 (2001-08-21) the whole document -----	31-36
A	US 2001/011526 A1 (DOERING KENNETH ET AL) 9 August 2001 (2001-08-09) page 5, paragraph 67 -----	1,7-9, 18,19
A	US 2001/049197 A1 (YAMAZAKI SHUNPEI ET AL) 6 December 2001 (2001-12-06) page 4, paragraphs 68,70,73 page 6, paragraph 105 page 8, paragraph 140 -----	1-36
A	US 2002/004261 A1 (ASAMI TAKETOMI ET AL) 10 January 2002 (2002-01-10) page 7, paragraph 89 -----	23,33
A	US 6 517 303 B1 (WHITE JOHN M ET AL) 11 February 2003 (2003-02-11) column 2, line 66 - column 3, line 3 column 14, line 21 - line 33 -----	1-36

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP2005/054157

Patent document cited in search report	A	Publication date	Patent family member(s)	Publication date
WO 2004010480	A	29-01-2004	NONE	
US 2004141832	A1	22-07-2004	CN 1517769 A	04-08-2004
US 2004055537	A1	25-03-2004	NONE	
US 2001015074	A1	23-08-2001	EP 1098353 A2 JP 2001237296 A TW 469490 B US 6298685 B1	09-05-2001 31-08-2001 21-12-2001 09-10-2001
US 2004151562	A1	05-08-2004	US 2005105991 A1	19-05-2005
EP 1172843	A	16-01-2002	JP 2002151573 A US 6709522 B1	24-05-2002 23-03-2004
US 6277199	B1	21-08-2001	NONE	
US 2001011526	A1	09-08-2001	NONE	
US 2001049197	A1	06-12-2001	NONE	
US 2002004261	A1	10-01-2002	NONE	
US 6517303	B1	11-02-2003	EP 1080489 A2 WO 9959928 A2 JP 2002515391 T TW 422808 B US 2003190220 A1	07-03-2001 25-11-1999 28-05-2002 21-02-2001 09-10-2003