(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau

(43) International Publication Date

5 January 2012 (05.01.2012)



(51) International Patent Classification: H05K3/34 (2006.01) B23K 1/20 (2006.01)

- (21) International Application Number: PCT/IB20 11/052870
- (22) International Filing Date: 30 June 201 1 (30.06.201 1)
- (25) Filing Language: English

(26) Publication Language: English

- (30) Priority Data: 1 July 2010 (01 .07.2010) US 12/828,907
- (71) Applicant (for all designated States except US): NOKIA CORPORATION [FI/FI]; Keilalahdentie 4, FI-02150 Espoo (FI).
- (72) Inventors; and
- (75) Inventors/ Applicants (for US only): PYKARI, Lasse, Juhani [FI/FI]; Pihkarinne 9, FI-24280 Salo (FI). LU, David, D. [CA/US]; 3401 Furlong Drive East, Flower Mound, Texas 75022 (US).
- (74) Common Representative: NOKIA CORPORATION; IPR Department, Ari Keilalahdentie Aarnio, 4. FIN-02 150 Espoo (FI).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

(10) International Publication Number WO 2012/001644 AI

- AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: METHOD FOR ENCAPSULATING INTEGRATED CIRCUIT COMPONENT SOLDER JOINTS WITH EPOXY FLUX AND APPARATUS PROVIDED WITH ENCAPSULATED SOLDER JOINT

(57) Abstract: In accordance with an example embodiment of the present invention, a method, comprises receiving an integrated circuit component comprising at least one solder ball substantially surrounded by a first epoxy flux, applying a second epoxy flux to at least one integrated circuit component contact point of a printed circuit board, and performing a reflow process such that the integrated circuit component adheres to the printed circuit board and the first and second epoxy flux forms an encapsulating layer around at least one solder joint.

Method for encapsulating integrated circuit component solder joints with epoxy flux and apparatus provided with encapsulated solder joint.

#### **TECHNICAL FIELD**

5

The present application relates generally to a method and apparatus for improving the reliability of solder joints.

#### BACKGROUND

In the field of surface-mount circuit board manufacturing, components are placed on pads or lands on the outer surfaces of the printed circuit board and then electrically and mechanically coupled to the circuit board with molten metal solder. There are a variety of soldering techniques used to attach components to printed circuit boards. High-volume production of circuit boards is usually accomplished using machine placement and bulk wave soldering or reflow ovens.

## 15 SUMMARY

Various aspects of examples of the invention are set out in the claims.

According to a first aspect of the present invention, a method comprises receiving an integrated circuit component comprising at least one solder ball substantially surrounded by a first epoxy flux, applying a second epoxy flux to at least one integrated circuit component contact

20 point of a printed circuit board and performing a reflow process such that said integrated circuit component adheres to the printed circuit board and the first and second epoxy flux forms an encapsulating layer around at least one solder joint.

According to a second aspect of the present invention, a method comprises applying epoxy flux to an interposer of an integrated circuit component and placing at least one solder ball on the interposer.

According to a third aspect of the present invention, an apparatus comprises at least one solder joint coupled with a printed circuit board, the solder joint being substantially encapsulated by epoxy flux.

### 30 BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of example embodiments of the present invention, reference is now made to the following descriptions taken in connection with the accompanying drawings in which:

Figure 1 is a block diagram of an apparatus comprising an integrated circuit component, printed circuit board and a solder joint coupling the integrated circuit component and printed circuit board according to an example embodiment of the invention;

Figure 2 is a block diagram of the apparatus of Figure 1 further comprising the solder

joint being encapsulated by epoxy flux according to an example embodiment of the invention;

Figure 3 is a block diagram of an integrated circuit component comprising a plurality of solder balls substantially surrounded by epoxy flux according to an example embodiment of the invention;

5

10

Figure 4 is a block diagram of the integrated circuit component of Figure 3 and a printed circuit board having at least one integrated circuit contact point with epoxy flux disposed thereon according to an example embodiment of the invention;

Figure 5 is a block diagram of an apparatus, the apparatus comprising an integrated circuit component comprising at least one solder joint coupled with a printed circuit board, the at least one solder joint being substantially encapsulated by epoxy flux according to an example embodiment of the invention; and

Figure 6 is a flow diagram illustrating a method for coupling at least one integrated circuit component with a printed circuit board according to an example embodiment of the invention.

### 15 **DETAILED DESCRIPTON OF THE DRAWINGS**

An example embodiment of the present invention and its potential advantages are understood by referring to Figures 1 through 6 of the drawings.

Figure 1 is a block diagram of an apparatus 100 comprising an integrated circuit component 105, printed circuit board 130 and a solder joint 110 coupling the integrated circuit

- 20 component 105 and printed circuit board 130 according to an example embodiment of the invention. In an embodiment, the integrated circuit component 105 is a wire bonded chip scale package, however, any type of chip scale package may used including but not limited to flip-chip, non-flip-chip, ball grid array packages and/or the like. In an embodiment, a wire bonded chip scale package is a single-die, direct surface mountable integrated circuit package generally
- 25 comprising a die such as die 125 mounted on an interposer such as interposer 115 using nonconductive epoxy. In an embodiment, die 125 is wire bonded to the interposer using gold or aluminum wires such as wires 120. At least one solder ball is affixed to the bottom side of the interposer 115 providing the integrated circuit component with an electrical and mechanical connection to a printed circuit board such as printed circuit board 130. In an embodiment, during
- 30 a process known in art as a reflow process, the integrated circuit component is physically and electrically coupled with at least one integrated circuit contact point on a printed circuit board such as integrated circuit contact point 135. In an embodiment, a reflow process is a soldering process in which solder paste is used to temporarily attach one or more electrical components to their contact points on a printed circuit board, after which the assembly is subjected to controlled
- 35 heat, which melts the solder permanently connecting the solder joints. In an embodiment, an integrated circuit contact point is a solder pad.

Figure 2 is a block diagram of the apparatus 100 of Figure 1 further comprising the solder

5

10

25

joint 110 being encapsulated by epoxy flux 220 according to an example embodiment of the invention. In an embodiment, epoxy flux such as Epoxy Flux available from Indium Corporation of America of 1676 Lincoln Avenue, Utica, New York 13502, is a product combining the properties of solder flux and epoxy for ribbon connector surface mount technology applications as well as ball grid array and chip scale packages.

According to Figure 2, in an embodiment, epoxy flux substantially surrounds and/or encapsulates solder joint 110 providing for a more mechanically reliable solder joint. Further, epoxy flux 220 adheres to integrated circuit component 105, solder joint 110 and printed circuit board 130 further protecting the solder joint 110 from mechanical vibration and stress. In an embodiment, epoxy flux is non-conductive. In another embodiment, epoxy flux is conductive.

Figure 3 is a block diagram of an integrated circuit component 300 comprising a plurality of solder balls such as solder balls 305 substantially surrounded by epoxy flux 310 according to an example embodiment of the invention. In an embodiment, integrated circuit component 300 is at least one of a chip scale package, surface mount component, wafer level chip scale package,

- 15 application specific integrated passive, application specific instruction processor, package-onpackage component and/or the like. However, integrated circuit component 300 may be any type of surface mounted integrated circuit component. In an embodiment, a solder ball is a volume of solder substantially in a shape of a small sphere, which provides an electrical and mechanical connection between an integrated circuit component and a printed circuit board. In an
- 20 embodiment, a solder ball is a solder sphere.

In an embodiment, during manufacturing of an integrated circuit component, epoxy flux is applied to the integrated circuit component interposer such as interposer 320 prior to placement of each solder ball. The epoxy flux can be placed on the integrated circuit component by any process known to those skilled in the art such as but not limited to jetting, pin transfer, stencil printing and/or the like. In an embodiment, after epoxy flux is applied to the integrated circuit component interposer, solder balls may be placed on the interposer in a process known to those skilled in the art as ball bumping. In an embodiment, once solder balls are placed on the integrated circuit component interposer, a reflow process takes place in which the epoxy flux forms an encapsulating layer substantially surrounding each solder ball as shown in Figure 3. In

30 an embodiment, after the reflow process, the height of the epoxy flux 325 is approximately 50% of the solder ball height 330 as depicted in Figure 3.

Figure 4 is a block diagram of the integrated circuit component 300 of Figure 3 and a printed circuit board 435 having at least one integrated circuit contact point such as integrated circuit contact point 430 with epoxy flux 425 disposed thereon according to an example

35 embodiment of the invention. In an embodiment, an integrated circuit contact point on a printed circuit board is also known as a solder pad. In an embodiment, prior to placement of integrated circuit component 300 on printed circuit board 435, epoxy flux is applied to at least one integrated

WO 2012/001644

PCT/IB2011/052870

circuit contact point such as 430 on printed circuit board 435. In an embodiment, the volume of epoxy flux, which is applied to an integrated circuit contact point, is related to the size of integrated circuit contact point.

Figure 5 is a block diagram of an apparatus, the apparatus comprising an integrated circuit 5 component 510 comprising at least one solder joint coupled with a printed circuit board, the at least one solder joint being substantially encapsulated by epoxy flux according to an example embodiment of the invention. In an embodiment, integrated circuit component 510 is at least one of a chip scale package, surface mount component, wafer level chip scale package, application specific integrated passive, application specific instruction processor and/or the like. In an

10 embodiment, after a reflow process, epoxy flux such as epoxy flux 520 forms a protective layer around and substantially encapsulates solder joint 530 providing for improved mechanical reliability. Further, epoxy flux 520 adheres to integrated circuit contact points such as integrated circuit contact point 535 on printed circuit board, solder joint 530 and integrated circuit component 510 further protecting the solder joint 530 from mechanical vibration and stress. In an

15 embodiment, epoxy flux is non-conductive. In another embodiment, epoxy flux is conductive. In an embodiment, integrated circuit component 510 is integrated circuit component 300 of Figure 3.

Figure 6 is a flow diagram 600 illustrating a method for coupling at least one integrated circuit component with a printed circuit board according to an example embodiment of the invention. The method begins at 605. At 607, a determination is made to proceed to 612 if an

20

35

integrated circuit component comprising at least one solder ball surrounded by epoxy flux will be received. Otherwise, 610 is executed.

At 610, epoxy flux is applied to an interposer of an integrated circuit component such as interposer 320 of Figure 3. The epoxy flux may be placed on the integrated circuit component by any process known to those skilled in the art such as but not limited to jetting, pin transfer, stencil printing and/or the like. Further, at 610, at least one solder ball is placed on the interposer. In an 25 embodiment, solder balls are placed on the interposer in a process known to those skilled in the art as ball bumping. In an embodiment, once solder balls are placed on the integrated circuit component interposer, a reflow process takes place in which the epoxy flux forms an encapsulating layer substantially surrounding each solder ball as shown in Figure 3. In an

30 embodiment, after the reflow process, the height of the epoxy flux such as epoxy flux 325 of Figure 3 is approximately 50% of the solder ball height 330. In an embodiment, epoxy flux is applied prior to ball placement. In an embodiment, an integrated circuit component is at least one of a chip scale package, surface mount component, wafer level chip scale package, application specific integrated passive, application specific instruction processor and/or the like. In an embodiment, epoxy flux is non-conductive. In another embodiment, epoxy flux is conductive.

Alternatively, at 612, an integrated circuit component such as integrated circuit component 300 of Figure 3 comprising at least one solder ball substantially surrounded by epoxy

flux is received. In an embodiment, the integrated circuit component is at least one of a chip scale package, surface mount component, wafer level chip scale package, application specific integrated passive, application specific instruction processor and/or the like. In an embodiment, integrated circuit component is integrated circuit component 300 of Figure 3. In an embodiment,

5 the integrated circuit component is received by a circuit board manufacturer from an integrated circuit component manufacturer. For example, the circuit board manufacturer may be a company that produces circuit boards for mobile computers, communication devices and/or the like. In an embodiment, epoxy flux is non-conductive. In another embodiment, epoxy flux is conductive.

At 615, epoxy flux is applied to at least one integrated circuit component contact point of a printed circuit board such as integrated circuit component contact points 430 of Figure 4. Any manufacturing process known in the art, which is capable of applying epoxy flux to a printed circuit board, may be used including but not limited to jetting. In an embodiment, epoxy flux is applied to the at least one integrated circuit component contact point prior to integrated circuit component placement on the printed circuit board. In an embodiment, the integrated circuit

15 component is integrated circuit component 300 of Figure 3. In an embodiment, an integrated circuit component contact point of a printed circuit board is a solder pad. In an embodiment, epoxy flux is non-conductive. In another embodiment, epoxy flux is conductive.

In an embodiment, a volume of epoxy flux, which is applied to the at least one integrated circuit component contact point is related to the at least one solder ball size of the integrated

20 circuit component. For example, a larger solder ball size on an integrated circuit component may require a larger volume of epoxy flux on the corresponding integrated circuit component solder pads.

At 620, the integrated circuit component is placed in position on the corresponding solder pads of the printed circuit board such as in assembly 500 of Figure 5. Placement of surface 25 mounted integrated circuit components is well known in the art circuit board manufacturers. In an embodiment, an integrated circuit component is placed in position on corresponding solder pads of a printed circuit board using a high-speed, high precision, robotic circuit component placement machine.

At 625, a reflow process is performed such that the integrated circuit component adheres 30 to the corresponding solder pads of the printed circuit board. Further, during the reflow process, the epoxy flux previously applied to the base of the integrated circuit solder balls and to the solder pads on the printed circuit board forms an encapsulating layer surrounding at least one solder joint. The encapsulating layer of epoxy flux surrounding each solder joint of the integrated circuit provides protective layer, which reduces mechanical stress and increases the mechanical

35 reliability of each solder joint.

Without in any way limiting the scope, interpretation, or application of the claims appearing below, a technical effect of one or more of the example embodiments disclosed herein

is to provide a solder joint, which has improved mechanical reliability and a better tolerance of mechanical stress.

If desired, the different functions and/or methods discussed herein may be performed in a different order and/or concurrently with each other. Furthermore, if desired, one or more of the above-described functions may be optional or may be combined.

Although various aspects of the invention are set out in the independent claims, other aspects of the invention comprise other combinations of features from the described embodiments and/or the dependent claims with the features of the independent claims, and not solely the combinations explicitly set out in the claims.

10

5

It is also noted herein that while the above describes example embodiments of the invention, these descriptions should not be viewed in a limiting sense. Rather, there are several variations and modifications which may be made without departing from the scope of the present invention as defined in the appended claims.

#### WHAT IS CLAIMED IS

1. A method, comprising:

receiving an integrated circuit component comprising at least one solder ball substantially surrounded by a first epoxy flux;

applying a second epoxy flux to at least one integrated circuit component contact point of a printed circuit board; and

performing a reflow process such that said integrated circuit component adheres to said printed circuit board and said first and second epoxy flux forms an encapsulating layer around at least one solder joint.

10

5

2. A method according to claim 1, wherein said second epoxy flux is applied to said at least one integrated circuit component contact point by jetting.

A method according to claim 1, wherein said integrated circuit component is at
least one of a surface mount component, chip scale package, wafer level chip scale package,
application specific integrated passive, application specific instruction processor and package-on-package component.

4. A method according to claim 1, further comprising placing said integrated circuit 20 component on said printed circuit board.

5. A method according to claim 4, wherein said applying said second epoxy flux occurs prior to said placing said integrated circuit component on said printed circuit board.

25 6. A method according to claim 1, wherein said applying said second epoxy flux is performed prior to said reflow process.

7. A method according to claim 1, wherein said epoxy flux is non-conductive.

30 8. A method, comprising:applying epoxy flux to an interposer of an integrated circuit component; and placing at least one solder ball on said interposer.

A method according to claim 8, wherein said applying epoxy flux to said interposer
is performed by jetting.

10. A method according to claim 8, further comprising applying epoxy flux to at least one integrated circuit component contact point of a printed circuit board.

11. A method according to claim 10, further comprising placing said integrated circuit5 component on a printed circuit board.

12. A method according to claim 11, further comprising performing a reflow process such that said integrated circuit component adheres to said printed circuit board and said epoxy flux forms an encapsulating layer around at least one solder joint.

10

13. A method according to claim 12, wherein said reflow process is performed subsequent to said placing said integrated circuit component on said printed circuit board.

14. A method according to claim 12, wherein said reflow process is performed15 subsequent to applying epoxy flux to at least one integrated circuit component contact point of a printed circuit board.

15. A method according to claim 8, wherein a volume of said epoxy is related to a size of said at least one solder ball.

20

16. A method according to claim 8, wherein said integrated circuit component is at least one of a surface mount component, chip scale package, wafer level chip scale package, application specific integrated passive, application specific instruction processor and package-on-package component.

25

35


17. A method according to claim 8, wherein said epoxy flux is non-conductive.

18. An apparatus, comprising:

an integrated circuit component comprising at least one solder joint coupled with a 30 printed circuit board, said solder joint being substantially encapsulated by epoxy flux.


19. An apparatus according to claim 18, wherein said at least one integrated circuit component is at least one of a surface mount component, chip scale package, wafer level chip scale package, application specific integrated passive, application specific instruction processor and package-on-package component.

20. An apparatus according to claim 18, wherein said epoxy flux is non-conductive.










2/2



INTERNATIONAL SEARCH REPORT International app. PCT/IB20 1			
A. CLAS	SSIFICATION OF SUBJECT MATTER		
	extra sheet		
-	o International Patent Classification (IPC) or to both national classification and I	PC	
	DS SEARCHED		
	3K, H05K		
	ion searched other than minimum documentation to the extent that such documents ar FI, NO classes as above	e included in the	fields searched
	ata base consulted during the international search (name of data base and, where pract ernal, PAJ, WPI data	icable, search ter	ms used)
C. DOCU	MENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
Х	US 201 001 0 1845 A 1 (KISHI ARATA ET AL), 29 April 201 0 (201 0-04-29); paragraphs [001 0], [01 29]-[01 39], [01 60]; figures 2-3 		1-20
Х	EP 1762329 A1 (TDK CORP), 14 March 2007 (2007-03-1 4); paragraphs [0034]-[0035]; figure 1		18-20
A			1-17
х	US 5128746 A (PENNISI ROBERT W ET AL), 7 July 1992 (1992-07-07); column 3, line 39 - line 51; figures 1-2		18-20
A	~		1-17
Furthe	r documents are listed in the continuation of Box C.	ily annex.	
"A" docume to be of	nt defining the general state of the art which is not considered date and not in conflict particular relevance upplication or patent but published on or after the international "X" document of particular	ct with the application y underlying the in ar relevance; the o	national fding date or priority ation but cited to understand nvention claimed invention cannot be red to involve an inventive

filing date considered novel or cannot be considered to involve an inventive document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other "L" step when the document is taken alone Υ" document of particular relevance; the claimed invention cannot be special reason (as specified) considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document referring to an oral disclosure, use, exhibition or other "O" means document published prior to the international filing date but later than the priority date claimed "P" "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 04-1 1-201 1 03-1 1-201 1 Name and mailing address of the ISA/SE Authorized officer Patent- och registreringsverket Bertil Dahl Box 5055 S-1 02 42 STOCKHOLM Telephone No. +46 8 782 25 00 Facsimile No. +46 8 666 02 86

Form PCT/ISA/210 (second sheet) (July 2009)

## INTERNATIONAL SEARCH REPORT

International application No. PCT/IB20 11/052870

Category*     Citation of document, with indication, where appropriate, of the relevant passages     Red       A     US 7608479 B2 (NAKAYAMA HIROHISA ET AL), 27 October 2009 (2009-1 0-27)     1-2          1-2       A     US 57041 16 A (GAMOTA DANIEL ROMAN ET AL), 6     1-2       January 1998 (1998-01-06)          A     US 7122905 B2 (GRIGG FORD B), 17 October 2006 (2006-10-17)     1-2        A     US 200901 16203 A1 (MATSUNO KOSO ET AL), 7 May 2009 (2009-05-07)     1-2	evant to claim No
A US 57041 16 A (GAMOTA DANIEL ROMAN ET AL), 6 January 1998 (1998-01 -06)  A US 7 122905 B2 (GRIGG FORD B), 17 October 2006 (2006- 10-1 7)  A US 200901 16203 A 1 (MATSUNO KOSO ET AL), 7 May 2009 1-2	evant to claim No
A US 200901 16203 A 1 (MATSUNO KOSO ET AL), 7 May 2009 1-2	0
	0
	0
	0

Continuation of: second sheet International Patent Classification (IPC)

H05K 3/34 (2006.01 ) B23K 7/20 (2006.01 )

# Download your patent documents at www.prv.se

The cited patent documents can be downloaded:

- From "Cited documents" found under our online services at <u>www.prv.se</u> (English version)
- From "Anforda dokument" found under "e-tjanster" at <u>www.prv.se</u> (Swedish version)

Use the application number as username. The password is GTTKNTDMSN.

Paper copies can be ordered at a cost of 50 SEK per copy from PRV InterPat (telephone number 08-782 28 85).

Cited literature, if any, will be enclosed in paper form.

## INTERNATIONAL SEARCH REPORT

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)						
This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:						
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:						
2. Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:						
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).						
Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)						
This International Searching Authority found multiple inventions in this international application, as follows:						
The following separate inventions were identified:						
1: Claims 1-7, 12-14 and 18-20 directed to a method for encapsulating integrated circuit component solder joints with epoxy flux and an apparatus provided with encapsulated solder joints.						
2: Claims 8-1 1 and 15-1 7 directed to a method for applying epoxy flux to an integrated circuit						
1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.						
2. As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.						
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:						
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:						
Remark on Protest      The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.      The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation. No protest accompanied the payment of additional search fees.						

# Continuation of: Box No. III

component and placing at least one solder ball thereon.

The present application has been considered to contain 2 inventions which are not linked such that they form a single general inventive concept, as required by Rule 13 PCT for the following reasons:

Invention 1 relates to the problem of improving reliability of solder joints. This problem appears to be solved by the encapsulation with epoxy flux.

Invention 2 relates to the problem of applying flux and solder to an integrated circuit component. This problem is solved by applying epoxy flux and at least one solder ball on the component.

As both the problems and solutions are technically different, no single general concept can be formulated based on the technical features of the inventions. Consequently, the requirements of Rule 13.1 PCT are not met.

It was investigated under Rule 13.2 if any further feature, either in the claims or derivable from the description, could be considered as a same or corresponding feature, and could be considered a special technical feature establishing a technical link between the two inventions.

No such features were identified.

Consequently, the two inventions are not so linked as to form a single general inventive concept as required by Rule 13.1 PCT.

	<b>INTERNATIONAL SEARCH REPORT</b> Information on patent family members		International application No. PCT/IB20 11/052870		
US	201 001 0 1845 A 1	29/04/201 0	CN JP	10 1728354 A 201 021 2655 A	09/06/201 0 24/09/201 0
EP	1762329 A 1	14/03/2007	NONE		
US	5128746 A	07/07/1 992	JP	2589239 B2	12/03/1 997
			JP	4280443 A	06/1 0/1 992
US	7608479 B2	27/1 0/2009	CN	101179039 A	14/05/2008
			CN	1819133 A	16/08/2006
			CN	100444343 C	17/1 2/2008
			CN	100570848 C	16/1 2/2009
			EP	1684339 A2	26/07/2006
			JP	4035733 B2	23/01/2008
			JP	2006202905 A	03/08/2006
			KR	20060084386 A	24/07/2006
			KR	100687000 в 1	26/02/2007
			ΤW	1285931 B	21/08/2007
			US	200601 60347 A 1	20/07/2006
US	57041 16 A	06/01/1 998	NONE		
US	7122905 B2	17/1 0/2006	US	6622380 B1	23/09/2003
			US	2004001 2930 A 1	22/01/2004
us	200901 16203 A1	07/05/2009	CN	101431 867 A	13/05/2009
			JP	20091 35470 A	18/06/2009
			KR	2009004671 2 A	11/05/2009