

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
11 April 2002 (11.04.2002)

PCT

(10) International Publication Number  
WO 02/29817 A2

(51) International Patent Classification<sup>7</sup>: G11C 5/00

Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).  
DRENTH, Joannes, C.; Prof. Holstlaan 6, NL-5656 AA  
Eindhoven (NL).

(21) International Application Number: PCT/EP01/11170

(22) International Filing Date:  
26 September 2001 (26.09.2001)

(74) Agent: DUIJVESTIJN, Adrianus, J.; Internationaal Oc-  
trooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eind-  
hoven (NL).

(25) Filing Language: English

(81) Designated States (national): JP, KR.

(26) Publication Language: English

(84) Designated States (regional): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE, TR).

(30) Priority Data:  
00203483.3 6 October 2000 (06.10.2000) EP

Published:


— without international search report and to be republished  
upon receipt of that report

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-  
ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA  
Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(72) Inventors: SCHAFFER, Bernhard; Prof. Holstlaan 6,  
NL-5656 AA Eindhoven (NL). THOMMEN, Daniel;

(54) Title: UPSCALED CLOCK FEEDS MEMORY TO MAKE PARALLEL WAVES



52 COMPTEUR  
ADRESS DATA DONNÉES ADRESSE  
54 ÉCHANTILLONNAGE

(57) Abstract: An integrated circuit has a clock input for receiving a primary clock signal, clock reconfiguring device fed by the clock input for generating one or more secondary reconfigured clock signals, and utility circuitry fed by the clock reconfiguring device for constituting application utility functions under synchronization by the secondary clock signals. In particular, the clock input a clock upscaling device for from the primary clock signal generating an intermediate clock signal with an upscaled frequency for thereby feeding the clock reconfiguring device. Furthermore, the clock reconfiguring device a has late-programmable and low power memory driven by the intermediate clock signal for generating the secondary reconfigured clock signals. These are wave-  
shape patterns read-out from a plurality of separately and sequentially drivable memory locations.

WO 02/29817 A2

Upscaled clock feeds memory to make parallel waves

The invention relates to an integrated circuit as recited in the preamble of Claim 1. Today's integrated circuits, and in particular those for use in telecom applications are provided with a plurality of different clock domains that each run at different dedicated high frequencies. This is done in particular for power saving reasons. As an underlying  
5 condition, the clock input for the overall device should be in a relatively low frequency range. Requirements to the various circuitry clocks will often change repeatedly during the design process, which then will cause appreciable delay to the commercial introduction of such circuits. Earlier designs have encompassed a power-consuming full-featured block solution, which especially for portable and battery-powered standalone applications is  
10 unattractive for users.

In consequence, amongst other things, it is an object of the present invention to allow driving the various application utility circuitry functions at their respective optimum  
15 reconfigured clock signals whilst making these latter clock signals programmable until at a late stage of the design process, whilst furthermore requiring no more than a low-frequency primary clock frequency source. Now therefore, according to one of its aspects the invention is characterized according to the characterizing part of Claim 1. Inter alia, it has been found that power consumption may be reduced by a factor of 5-10.

20 A further object of the present invention is to allow reconfigured clock signals that have wave-shape patterns defined for various different duty cycles and/or non-standard wave shapes. A still further object of the present invention is to improve testability, which improvement is attained indeed through the overall reduced functionality of the clock generation block.

25 Further advantageous aspects of the invention are recited in dependent Claims.

These and further aspects and advantages of the invention will be discussed more in detail hereinafter with reference to the disclosure of preferred embodiments, and in particular with reference to the appended Figures that show:

Figure 1 illustrates a state-of-the-art clock generation unit;

5 Figure 2, a ROM-based embodiment according to the present invention;

Figure 3, various wave-shapes generated with the circuitry according to Figure 2;

Figure 4, a mixed-approach embodiment according to the present invention;

Figure 5, a RAM-based embodiment according to the present invention.

10

Figure 1 illustrates a state-of-the-art clock generation unit. The clock generation chip 20 has a standard-cell approach of coding, resampling, and multiplexing the various needed integrated circuit clocks. A control signal **ctrl** on terminal 40 will allow a user to select between various different clock frequencies. A block designer will generally keep this area very flexible to allow such switching to another frequency until relatively late in the design process if necessary. This approach will lead to a high-power-consuming solution, because the input clock frequency on terminal 38 must be high. Moreover, the coding time will increase and will generally require additional sampling stages. In operation, the input clock drives a counter 24, that feeds the pattern generation proper in block 22 and first selects the various coding facilities in coder 26. The multiple outputs from coder 26 are sampled in sampler 28 under additional clock synchronization from input 38. The sampling outputs are demultiplexed in demux 30 and further sampled in sampling 34, again under synchronizing by the clock on input 38. This will then produce respective clock signals in parallel on multiple output 36. The control signal on control input 40, further synchronized in synchronizer stage 32 under clock control not specified for simplicity, selectively activates demultiplexer 30.

Figure 2 illustrates a ROM-based embodiment according to the present invention, that is optimized from both an area point of view, and from a power consumption point of view. Now first, in normal usage of the IC applications, the control signal **ctrl** (40) in Figure 1 will remain stable. A first improvement is therefore attained by abandoning the control signal input, and replacing subsystem 22 by a ROM 50 that has an address input and a data output of sufficient data width. Furthermore, counter 52 has been designed to generate upcounting addresses for successively cycling through all its applicable states. Each of the

30

parallel outputs of the ROM 50 can provide a respective one of the needed on-chip clock wave shape patterns. Since the ROM area is much smaller than that of the various circuits in Figure 1 that it replaces, both power consumption and signal delay are decreased. No counterpart of sampling stage 28 is necessary anymore. In the case of the circuit specification being amended, the ROM can be replaced very easily through a late update, in that generally only a partially redesigned and reprogrammed mask must be provided.

In addition to blocks 50, 52, the integrated circuit arrangement has an output sampler 54, just as in Figure 1, these three subsystems collectively constituting the clock generation kernel 56. Furthermore, the arrangement has three utility circuit blocks 58, 60, 62, each running at their own respective secondary reconfigured clock  $clk1$ ,  $clk2$ ,  $clk3$ , that may observe respective differences in frequency, duty-cycle, and wave pattern shapes. The overall arrangement may have been especially designed for portable telecom applications, and furthermore has a primary clock signal input terminal 64 for receiving a primary clock signal at a relatively low frequency  $f_0$ . This primary clock feeds a clock upscaling facility 66 that is based on a Phase-Locked-Loop PLL, and which in this exemplary embodiment has been designed for frequency upscaling factor of  $n$ :  $f_1 = n \cdot f_0$ . In the presently preferred embodiment, the primary clock has been 13 MHz, whereas the upscaled intermediate clock had a frequency of 156 MHz. Skilled art persons will recognize applicable values both for  $f_0$  and for  $n$ , in particular, such as would be applicable in the field of mobile telecom. The upscaled frequency feeds counter 52 and sampler 54. For brevity, the utility application circuits 58, 60, 62, have not been detailed anymore further.

Figure 3 illustrates various wave-shapes generated with the circuitry according to Figure 2. Each horizontal row represents the sequential output bits on one of the ROM outputs, that are driven in sequence. By itself, the output frequency of the bits as stored is uniform, but not so the wave patterns and wave frequencies. As shown, wave shape A2 has a wave bit frequency of  $0.5 \times f_1$ , at a duty cycle of 50%. Likewise, wave shape A1 has a wave bit frequency of  $0.25 \times f_1$ , at a duty cycle of 25%. Likewise, wave shape A0 has a wave bit frequency of  $0.25 \times f_1$ , at a duty cycle of 75%. Many other patterns are feasible, both standard and non-standard, such based on the duty cycle, based on having multiple pulses per repetition cycle, and various other possibilities. Now, the ROM is very easy to handle since the various clocks can be mapped immediately on the ROM content as shown in the Figure.

Figure 4 illustrates a mixed-approach embodiment according to the present invention. This approach combines the advantages of both Figures 1 and 3, in that it may be used when a minimum selection possibility must remain viable. One situation would be

where the ultimate arrangement must be useful in two different situations, so that the overall circuit is either used in a first frequency range, or in a second frequency range. The design has all essential elements of Figure 3, combined with an additional demultiplexer 70, generally corresponding to item 30 in Figure 1, and which is controlled through a signal on terminal 72, that is buffered in stage 68. For brevity, the remaining elements of the arrangement have been left unnumbered.

Figure 5 illustrates a RAM-based embodiment according to the present invention. A particular usage of such a solution would be an emulator circuit. At start-up, the table contents are loaded into register 80 that is provided with conventional data terminal 82 and clock terminal 84 for subsequently writing into RAM 86. For the remainder, the elements of the arrangement correspond to those of Figure 2, and have they been left unnumbered for brevity. Persons skilled in the art will appreciate various amendments and combinations, such as a mixed RAM/ROM solution, all these lying in the scope of the appended Claims.

## CLAIMS:

1. An integrated circuit comprising clock input means for receiving a primary clock signal, clock reconfiguring means fed by said clock input means for generating one or more secondary reconfigured clock signals, and utility circuitry fed by said clock reconfiguring means for constituting application utility functions under synchronization by  
5 said secondary clock signals,  
being characterized in that said clock input means comprise clock upscaling means for from said primary clock signal generating an intermediate clock signal with an upscaled frequency for thereby feeding said clock reconfiguring means,  
said clock reconfiguring means comprising late-programmable and low power  
10 memory means driven by said intermediate clock signal for generating said secondary reconfigured clock signals as wave-shape patterns read-out from a plurality of separately and sequentially drivable memory locations.
2. An integrated circuit as claimed in Claim 1, wherein said clock upscaling  
15 means are PLL-based.
3. An integrated circuit as claimed in Claim 1, wherein said late-programmable memory means are ROM-based.
- 20 4. An integrated circuit as claimed in Claim 1, wherein said late-programmable memory means are RAM-based.
5. An integrated circuit as claimed in Claim 1, wherein said late-programmable memory means are arranged to feed demultiplexer means (70) under control of an associated  
25 control signalization (72) for selectively and statically transferring only a subset of all wave-shape patterns stored for synchronizing said application utility functions.
6. An integrated circuit as claimed in Claim 1, wherein said application utility is mobile telecom.

7. An integrated circuit as claimed in Claim 1, wherein said wave-shape patterns define various duty cycle values and/or non-standard wave shapes.
- 5 8. An integrated circuit as claimed in Claim 1, wherein said application utility functions represent diverse clock domains on a single integrated substrate.

1/2




FIG. 1




FIG. 2

2/2




FIG. 3




FIG. 4




FIG. 5