



(51) International Patent Classification:

G01N 21/95 (2006.01) G01N 21/88 (2006.01)

(21) International Application Number:

PCT/US2017/033976

(22) International Filing Date:

23 May 2017 (23.05.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/341,545 25 May 2016 (25.05.2016) US
15/356,799 21 November 2016 (21.11.2016) US

(71) Applicant: KLA-TENCOR CORPORATION [US/US];
Legal Department, One Technology Drive, Milpitas, California 95035 (US).

(72) Inventors: BRAUER, Bjorn; 16698 NW Tucson Street,
Beaverton, Oregon 97006 (US). BHATTACHARYYA,
Santosh; 5540 Cooney Place, San Jose, California 95123
(US).

(74) Agent: MCANDREWS, Kevin et al.; KLA-tencor Corpora-
tion, Legal Department, One Technology Drive, Milpitas,
California 95035 (US).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR,
KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: COMBINED PATCH AND DESIGN-BASED DEFECT DETECTION




FIG. 3

(57) Abstract: Defect detection is performed by comparing a test image and a reference image with a rendered design image, which may be generated from a design file. This may occur because a comparison of the test image and another reference image was inconclusive due to noise. The results of the two comparisons with the rendered design image can indicate whether a defect is present in the test image.



COMBINED PATCH AND DESIGN-BASED DEFECT DETECTION

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to the provisional patent application filed May 25, 2016 and assigned U.S. App. No. 62/341,545, the disclosure of which is hereby incorporated by reference.

FIELD OF THE DISCLOSURE

[0002] This disclosure relates to defect detection.

BACKGROUND OF THE DISCLOSURE

[0003] Wafer inspection systems help a semiconductor manufacturer increase and maintain integrated circuit (IC) chip yields by detecting defects that occur during the manufacturing process. One purpose of inspection systems is to monitor whether a manufacturing process meets specifications. The inspection system indicates the problem and/or the source of the problem if the manufacturing process is outside the scope of established norms, which the semiconductor manufacturer can then address.

[0004] Evolution of the semiconductor manufacturing industry is placing ever greater demands on yield management and, in particular, on metrology and inspection systems. Critical dimensions are shrinking while wafer size is increasing. Economics is driving the industry to decrease the time for achieving high-yield, high-value production. Thus, minimizing the total time from detecting a yield problem to fixing it determines the return-on-investment for the semiconductor manufacturer.

[0005] Detecting that a defect is in a test image can be important to a semiconductor manufacturer. Defects can be detected by comparing an image of a wafer to a reference image. For example, “double detection” can be used to detect defects. Using this double detection technique,

the defect needs to be detected in two difference images. Each of these two difference images subtracts the test image from one of a first reference image or a second reference image. However, if one of the reference images is influenced by wafer noise, then the defect may not be flagged even if it is detected when comparing the test image to the other reference image.

5 **[0006]** Therefore, improved systems and techniques for defect detection are needed.

BRIEF SUMMARY OF THE DISCLOSURE

10 **[0007]** In a first embodiment, a system is provided. A system comprises a review tool and a controller in electronic communication with the review tool. The review tool includes a stage configured to hold a wafer and an image generation system configured to generate a test image of the wafer. The controller is configured to: compare the test image and a first reference image; determine that a defect is present in the test image based on comparing the test image and the first reference image; compare the first reference image to a rendered design image to generate a first value; compare the test image to the rendered design image to generate a second value; and determine a result corresponding to whether the second value is greater than the first value.

15 **[0008]** The controller can include a processor, an electronic data storage unit in electronic communication with the processor, and a communication port in electronic communication with the processor and the electronic data storage unit. The electronic data storage unit may include the first reference image.

20 **[0009]** The image generation system can be configured to use at least one of an electron beam, a broad band plasma, or a laser to generate the image of the wafer. In an instance, the review tool is a scanning electron microscope.

25 **[0010]** If the result indicates that the first value is greater than or equal to the second value, the controller can be further configured to report that no defect is present in the test image. If the result indicates that the second value is greater than the first value, the controller can be further configured to compare the second value to a threshold. If the second value exceeds the threshold, the controller can be configured to report that a defect is present in the test image. If the second

value is less than the threshold, the controller can be configured to report that no defect is present in the test image.

[0011] The rendered design may be based on a design file.

[0012] Comparing the test image and the first reference image can include subtracting the first reference image from the test image.

[0013] Comparing the first reference image and the rendered design image can include subtracting the rendered design image from the first reference image. Comparing the test image to the rendered design image can include subtracting the rendered design image from the test image.

[0014] In a second embodiment, a method is provided. The method comprises: comparing, using a controller, a test image and a first reference image of a wafer; determining, using the controller, that a defect is present in the test image based on comparing the test image and the first reference image; comparing, using the controller, the first reference image to a rendered design image to generate a first value; comparing, using the controller, the test image to the rendered design image to generate a second value; and determining, using the controller, a result, wherein the result corresponds to whether the second value is greater than the first value.

[0015] The method can further comprise comparing the test image and a second reference image prior to comparing the test image to the rendered design and determining, using the controller, that no defect is present in the test image based on comparing the test image and the second reference image. The second reference image may have more noise than the first reference image.

[0016] If the result is that the first value is greater than or equal to the second value, the method can further comprise reporting, using the controller, that no defect is present in the test image. If the result is that the second value is greater than the first value, the method can further comprise comparing, using the controller, the second value to a threshold. If the second value exceeds the threshold, the method can further comprise reporting, using the controller, that a defect

is present in the test image. If the second value is less than the threshold, the method can further comprise reporting, using the controller, that no defect is present in the test image.

[0017] The rendered design may be based on a design file.

5 [0018] Comparing the test image and the first reference image can include subtracting the first reference image from the test image.

[0019] Comparing the first reference image and the rendered design image can include subtracting the rendered design image from the first reference image. Comparing the test image to the rendered design image can include subtracting the rendered design image from the test image.

10 [0020] The method can further comprise loading the wafer onto a stage of a review tool and imaging the wafer on the stage of the review tool.

DESCRIPTION OF THE DRAWINGS

[0021] For a fuller understanding of the nature and objects of the disclosure, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

15 FIG. 1 represents exemplary images used in an embodiment in accordance with the present disclosure;

FIG. 2 is a flowchart of a method in accordance with the present disclosure; and

FIG. 3 is a block diagram of a system in accordance with the present disclosure.

DETAILED DESCRIPTION OF THE DISCLOSURE

20 [0022] Although claimed subject matter will be described in terms of certain embodiments, other embodiments, including embodiments that do not provide all of the benefits and features set forth herein, are also within the scope of this disclosure. Various structural, logical, process step, and electronic changes may be made without departing from the scope of the disclosure. Accordingly, the scope of the disclosure is defined only by reference to the appended claims.

[0023] Using double detection to detect defects provides information about whether the defect is in the test or the reference image. Double detection also can prevent false positives. By definition, the defect has to be detected in both the difference images (e.g., comparing first reference image – test image and comparing second reference image – test image). If one of the reference images (e.g., the second reference image) is significantly influenced by wafer noise, the defect might not be flagged even though it was detected when comparing the test image to the other reference image (e.g., the first reference image). Embodiments disclosed herein improve defect detection when a wafer is noisy in a reference image. To address possible wafer noise in a reference image, the test image is compared to rendered design image. This technique flags defects even when they are only single detected. This technique also can address random wafer noise, which cannot be easily reduced, excluded, or corrected using previous techniques.

[0024] FIG. 1 represents images used in an embodiment of the techniques disclosed herein. The diagram 100 includes a test image 101. The test image 101 may be, for example, an image from an optical microscope or a scanning electron microscope (SEM) image. The test image 101 includes a defect 110, which is illustrated as a square. The defect 110 may be, for example, a particle, an empty via, a bridge, a protrusion, a pattern defect, missing material fill, or another type of defect on a semiconductor wafer.

[0025] Also included in the diagram 100 are a first reference image 102 and a second reference image 103. The first reference image 102 and the second reference image 103 are the same part of the wafer or die as the test image 101. The second reference image 103 includes noise. For example, the second reference image 103 may include more noise than either the first reference image 102 or the test image 101. The noise in the second reference image 103 may be random wafer noise due to critical dimension (CD) variation, previous layer noise, line edge roughness, film thickness variation, and/or another type of noise. Varying amounts of noise in the second reference image 103 may occur. However, no defect may be detected if the second reference image 103 has so much noise that the difference gray level of the defect derived from second difference image 105 is lower than the difference gray level of the noise or does not exceed a defined threshold.

[0026] When comparing the test image 101 to the first reference image 102, the first difference image 104 enables detection of the defect 110. However, a defect 110 may not be detected when comparing the test image 101 to the second reference image 103 due to the noise in the second reference image 103. Even if the defect 110 is viewable in the second reference image 105 formed by comparing the test image 101 to the second reference image 103, the defect 110 may be lost in the noise of the second difference image 105. Thus, double detection does not occur even though a defect 110 is detected in the first difference image 104.

[0027] A rendered design image 107 is generated from a design clip 106. The design clip 106 may be part of a design file for the wafer. The rendered design image 107 can be generated using various techniques. For example, a wireframe design can be passed through an optical simulation process that takes into account various optical components of the inspection tool and physical wafer properties. These optical components can include a numerical aperture of the objective lens, a wavelength of light used for inspection, or optical apertures in illumination, light collection paths, or other components. Wafer properties such as a material used for the current and previous design layer, process layer thickness, design from the current and several previous layers, or other features also may be used. Based on this information, the simulation system can solve differential equations and achieve numerical close form solution to obtain a gray level image.

[0028] The first reference image 102 is compared to the rendered design image 107 to form a third difference image 108. The third difference image 108 does not show the defect 110. This can help verify that the defect 110 is not in the first reference image 102 and can prevent false positives.

[0029] The test image 101 is compared to the rendered design image 107 to form a fourth difference image 109. The fourth difference image 109 enables detection of the defect 110. This fourth difference image 109 can provide double detection of the defect 110 with the first difference image 102.

[0030] FIG. 2 is a flowchart of a method 200. In the method 200, a test image and first reference image are compared 201. Based on the comparison 201, whether a defect is present can

be determined. A defect is determined 202 to be present based on comparing 201 of the test image and the first reference image. The first reference image and a rendered design image are compared 203. The test image and the rendered design image are compared 204. The rendered design image can be based on a design file. A result is determined 205, which can indicate whether a defect is present. Comparison 203 and comparison 204 may occur in either order.

[0031] The comparison 203 of the first reference image and the rendered design image and the comparison 204 of the test image and the rendered design image can each generate a value. These values can be used to determine the result 205. For example, a first value of the comparison 203 may be greater than or equal to a second value of the comparison 204. This can indicate that no defect is present in the test image. In another example, the second value of the comparison 204 is greater than the first value of the comparison 203, which can indicate that a defect may be present. The value can be derived from subtracting the gray level of a first image from the gray level of a second image pixel by pixel. In an instance, the first image can be the first reference image and the second image can be the rendered design image. In another instance, the first image is the test image and the second image is the rendered design image. This can lead to a difference image gray level for every pair of pixels that was used for the image subtraction. If the difference image gray level of the first reference image minus the rendered design image is larger than the one from the test image minus the rendered design image then this indicates that there is no defect in the test image.

[0032] If the second value of the comparison 204 is greater than the first value of the comparison 203, then the second value of the comparison 204 may be compared to a threshold. If the second value of the comparison 204 exceeds the threshold, then presence of a defect in the test image may be reported. If the second value of the comparison 204 is less than a threshold, then it may be reported that no defect is present in the test image. If the second value of the comparison 204 equals the threshold, then this may indicate that a defect is present, no defect is present, or that further analysis is required. If the maximal gray level in the difference image of a reference image minus rendered design image is only marginally smaller than the one from the difference image of a test image minus rendered design image, then it may still be a nuisance or noise event. The

thresholds can be set by an SEM reviewing several defects of a hot scan (e.g., a scan where the threshold is set to a small value). This will allow classification of the defects which were found on the inspection tool. The threshold can be set by a user in a way so that all the defects of interest are likely to exceed the threshold but the nuisance does not exceed the threshold. Thus, nuisance events
5 can be excluded.

[0033] In an instance, the first and second values are absolute values.

[0034] The result can be reported to a user, such as a semiconductor manufacturer.

[0035] In an instance, the test image is compared to a second reference image prior to making any comparisons with the rendered design image or prior to generating the rendered design
10 image. However, the second reference image may have more noise than the first reference image. The second reference image also may have more noise than the test image. This noise can prevent double detection even if the comparison 201 between the test image and the first reference image indicates that a defect is present. The noise can impair a comparison of the second reference image and the test image and, consequently, the results may indicate that no defect is present.

15 [0036] The test image can be generated using a review tool. A wafer may be loaded onto a stage of the review tool and imaged on the stage of the review tool to generate the test image.

[0037] The comparison between the test image and the first or second reference image can involve subtraction of one image from another. The comparison between the rendered design image and the test image or the first reference image also can involve subtraction of one image from
20 another. First, the two images which need to be subtracted are aligned to each other as much as possible (e.g., sub pixel accuracy). The gray level of the pixel at location 1,1 in the first image is subtracted from the gray level of the pixel at location 1,1 in second image. The subtracting is then performed at the next pixel and so on until the difference gray level has been calculated for every pixel pair.

[0038] FIG. 3 is a block diagram of a system in accordance with the present disclosure. The defect review system 300 includes a stage 304 configured to hold a wafer 303 or other workpiece. The stage 304 may be configured to move or rotate in one, two, or three axes.

[0039] The defect review system 300 also includes an image generation system 301 configured to generate an image of a surface of the wafer 303. The image may be for a particular layer or region of the wafer 303. In this example, the image generation system 301 produces an electron beam 302 to generate a test image 303. Other image generation systems 301 are possible, such as those that use broad band plasma or laser scanning. For example, dark field imaging or bright field imaging can be performed by the image generation system 301. The defect review system 300 and/or image generation system 301 can generate a test image of the wafer 303.

[0040] As used herein, the term “wafer” generally refers to substrates formed of a semiconductor or non-semiconductor material. Examples of such a semiconductor or non-semiconductor material include, but are not limited to, monocrystalline silicon, gallium nitride, gallium arsenide, indium phosphide, sapphire, and glass. Such substrates may be commonly found and/or processed in semiconductor fabrication facilities.

[0041] A wafer may include one or more layers formed upon a substrate. For example, such layers may include, but are not limited to, a photoresist, a dielectric material, a conductive material, and a semiconductive material. Many different types of such layers are known in the art, and the term wafer as used herein is intended to encompass a wafer including all types of such layers.

[0042] One or more layers formed on a wafer may be patterned or unpatterned. For example, a wafer may include a plurality of dies, each having repeatable patterned features or periodic structures. Formation and processing of such layers of material may ultimately result in completed devices. Many different types of devices may be formed on a wafer, and the term wafer as used herein is intended to encompass a wafer on which any type of device known in the art is being fabricated.

[0043] In a particular example, the defect review system 300 is part of or is an SEM. Images of the wafer 303 are generated by scanning the wafer 303 with a focused electron beam 302. The electrons are used to produce signals that contain information about the surface topography and composition of the wafer 303. The electron beam 302 can be scanned in a raster scan pattern, and the position of the electron beam 302 can be combined with the detected signal to produce an image.

[0044] The defect review system 300 communicates with a controller 305. For example, the controller 305 can communicate with the image generation system 301 or other components of the defect review system 300. The controller 305 can include a processor 306, an electronic data storage unit 307 in electronic communication with the processor 306, and a communication port 308 in electronic communication with the processor 306. It is to be appreciated that the controller 305 may be implemented in practice by any combination of hardware, software, and firmware. Also, its functions as described herein may be performed by one unit, or divided up among different components, each of which may be implemented in turn by any combination of hardware, software and firmware. Program code or instructions for the controller 305 to implement the various methods and functions described herein may be stored in controller readable storage media, such as a memory in the electronic data storage unit 307, within the controller 305, external to the controller 305, or combinations thereof.

[0045] The controller 305 may be coupled to the components of the defect review system 300 in any suitable manner (e.g., via one or more transmission media, which may include “wired” and/or “wireless” transmission media) such that the controller 305 can receive the output generated by the defect review system 300, such as output from the imaging device 301. The controller 305 may be configured to perform a number of functions using the output. For instance, the controller 305 may be configured to review defects on the wafer 303 using the output. In another example, the controller 305 may be configured to send the output to an electronic data storage unit 307 or another storage medium without performing defect review on the output. The controller 305 may be further configured as described herein, such as to perform the embodiment of FIG. 2.

[0046] The controller 305, other system(s), or other subsystem(s) described herein may take various forms, including a personal computer system, image computer, mainframe computer system, workstation, network appliance, internet appliance, or other device. In general, the term “controller” may be broadly defined to encompass any device having one or more processors that executes
5 instructions from a memory medium. The subsystem(s) or system(s) may also include any suitable processor known in the art, such as a parallel processor. In addition, the subsystem(s) or system(s) may include a platform with high speed processing and software, either as a standalone or a networked tool.

[0047] If the system includes more than one subsystem, then the different subsystems may
10 be coupled to each other such that images, data, information, instructions, etc. can be sent between the subsystems. For example, one subsystem may be coupled to additional subsystem(s) by any suitable transmission media, which may include any suitable wired and/or wireless transmission media known in the art. Two or more of such subsystems may also be effectively coupled by a shared computer-readable storage medium (not shown).

[0048] An additional embodiment relates to a non-transitory computer-readable medium
15 storing program instructions executable on a controller for performing a computer-implemented method for identifying abnormalities on a wafer or detecting compliance/non-compliance, as disclosed herein. In particular, as shown in FIG. 3, electronic data storage unit 307 or other storage medium may contain non-transitory computer-readable medium that includes program instructions
20 executable on the controller 305. The computer-implemented method may include any step(s) of any method(s) described herein.

[0049] Program instructions implementing methods such as those described herein may be stored on computer-readable medium, such as in the electronic data storage unit 307 or other storage medium. The computer-readable medium may be a storage medium such as a magnetic or optical
25 disk, a magnetic tape, or any other suitable non-transitory computer-readable medium known in the art.

[0050] The program instructions may be implemented in any of various ways, including procedure-based techniques, component-based techniques, and/or object-oriented techniques, among others. For example, the program instructions may be implemented using ActiveX controls, C++ objects, JavaBeans, Microsoft Foundation Classes (“MFC”), SSE (Streaming SIMD Extension) or
5 other technologies or methodologies, as desired.

[0051] Controller 305 may be configured according to any of the embodiments described herein. For example, the controller 305 may be programmed to perform some or all of the steps of FIG. 2.

[0052] While disclosed as part of a defect review system, the controller 305 described herein
10 may be configured for use with inspection systems. In another embodiment, the controller 305 described herein may be configured for use with a metrology system. Thus, the embodiments as disclosed herein describe some configurations for classification that can be tailored in a number of manners for systems having different imaging capabilities that are more or less suitable for different applications.

[0053] Each of the steps of the method may be performed as described further herein. The
15 methods also may include any other step(s) that can be performed by the controller and/or computer subsystem(s) or system(s) described herein. The steps can be performed by one or more computer systems, which may be configured according to any of the embodiments described herein. In addition, the methods described above may be performed by any of the system embodiments
20 described herein.

[0054] The embodiments disclosed herein enable defect detection on noisy wafers. Defects that otherwise may be missed are instead detected using techniques described herein. Sensitivity to a particular defect of interest (DOI) can be improved. Improved ability to find such a DOI can save semiconductor manufacturers time and money. The embodiments disclosed herein also provide
25 higher sensitivity to defects on wafer noise-limited wafers. Furthermore, throughput improvement can be achieved by not generating a full multi-die auto threshold (MDAT) cloud for the second reference image. Instead, a small patch where defective pixels are present can be used to arbitrate.

If noise is too high (low signal-to-noise ratio (SNR)), the rendered design image can be used as a reference image. A patch is a small image, such as one that is 32 pixels by 32 pixels. This is relatively small compared to what is usually used for statistical calculations and to identify the outliers (e.g., defective pixels). For example, MDAT statistics may typically be derived from 1000
5 pixels by 1000 pixels sized image frames. The new implementation allows use of the small image patch for the second reference image.

[0055] Although the present disclosure has been described with respect to one or more particular embodiments, it will be understood that other embodiments of the present disclosure may be made without departing from the scope of the present disclosure. Hence, the present disclosure is
10 deemed limited only by the appended claims and the reasonable interpretation thereof.

What is claimed is:

1. A system comprising:

a review tool, wherein the review tool includes:

a stage configured to hold a wafer; and

an image generation system configured to generate a test image of the wafer; and

a controller in electronic communication with the review tool, wherein the controller is configured to:

compare the test image and a first reference image;

determine that a defect is present in the test image based on comparing the test image and the first reference image;

compare the first reference image to a rendered design image to generate a first value;

compare the test image to the rendered design image to generate a second value; and

determine a result corresponding to whether the second value is greater than the first value.

2. The system of claim 1, wherein the controller includes a processor, an electronic data storage unit in electronic communication with the processor, and a communication port in electronic communication with the processor and the electronic data storage unit, and wherein the electronic data storage unit includes the first reference image.

3. The system of claim 1, wherein the review tool is a scanning electron microscope.

4. The system of claim 1, wherein the image generation system is configured to use at least one of an electron beam, a broad band plasma, or a laser to generate the image of the wafer.

5. The system of claim 1, wherein the result is that the first value is greater than or equal to the second value, and wherein the controller is further configured to report that no defect is present in the test image.

6. The system of claim 1, wherein the result is that the second value is greater than the first value, and wherein the controller is further configured to compare the second value to a threshold.

7. The system of claim 6, wherein the second value exceeds the threshold, and wherein the controller is configured to report that a defect is present in the test image.
8. The system of claim 6, wherein the second value is less than the threshold, and wherein the controller is configured to report that no defect is present in the test image.
- 5 9. The system of claim 1, wherein the rendered design is based on a design file.
10. The system of claim 1, wherein comparing the test image and the first reference image includes subtracting the first reference image from the test image.
11. The system of claim 1, wherein comparing the first reference image and the rendered design image includes subtracting the rendered design image from the first reference image, and
10 wherein comparing the test image to the rendered design image includes subtracting the rendered design image from the test image.
12. A method comprising:
comparing, using a controller, a test image and a first reference image of a wafer;
determining, using the controller, that a defect is present in the test image based on comparing
15 the test image and the first reference image;
comparing, using the controller, the first reference image to a rendered design image to generate a first value;
comparing, using the controller, the test image to the rendered design image to generate a second value; and
20 determining, using the controller, a result, wherein the result corresponds to whether the second value is greater than the first value.
13. The method of claim 12, further comprising:
comparing the test image and a second reference image prior to comparing the test image to the rendered design, wherein the second reference image has more noise than the first reference
25 image; and

determining, using the controller, that no defect is present in the test image based on comparing the test image and the second reference image.

14. The method of claim 12, wherein the result is that the first value is greater than or equal to the second value, and further comprising reporting, using the controller, that no defect is present in the test image.
15. The method of claim 12, wherein the result is that the second value is greater than the first value, and further comprising comparing, using the controller, the second value to a threshold.
16. The method of claim 15, wherein the second value exceeds the threshold, and further comprising reporting, using the controller, that a defect is present in the test image.
17. The method of claim 15, wherein the second value is less than the threshold, and further comprising reporting, using the controller, that no defect is present in the test image.
18. The method of claim 12, wherein the rendered design is based on a design file.
19. The method of claim 12, wherein comparing the test image and the first reference image includes subtracting the first reference image from the test image, wherein comparing the first reference image and the rendered design image includes subtracting the rendered design image from the first reference image, and wherein comparing the test image to the rendered design image includes subtracting the rendered design image from the test image.
20. The method of claim 12, further comprising:
loading the wafer onto a stage of a review tool; and
imaging the wafer on the stage of the review tool.




FIG. 1




FIG. 2




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2017/033976**A. CLASSIFICATION OF SUBJECT MATTER****G01N 21/95(2006.01)i, G01N 21/88(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G01N 21/95; G06F 17/50; G06K 9/46; G21K 7/00; G06K 9/00; G06T 7/00; G01N 21/88

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: defect, wafer, die, reference image and design image

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2005-0205781 A1 (KIMBA, TOSHIFUMI) 22 September 2005 See paragraphs [0119]-[0134], [0184]-[0197] and figures 1, 15.	1-20
A	US 2014-0314305 A1 (KABUSHIKI KAISHA TOSHIBA) 23 October 2014 See paragraphs [0036], [0037] and figure 1.	1-20
A	US 2011-0286656 A1 (KULKARNI et al.) 24 November 2011 See paragraphs [0238]-[0246] and figures 1-4.	1-20
A	US 2013-0236083 A1 (WANG et al.) 12 September 2013 See paragraphs [0029]-[0041] and figure 2.	1-20
A	US 8595666 B2 (HAYAKAWA et al.) 26 November 2013 See column 3, line 59 - column 5, line 50 and figures 1-3.	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

03 August 2017 (03.08.2017)

Date of mailing of the international search report

03 August 2017 (03.08.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

LEE, Hun Gil

Telephone No. +82-42-481-8525



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/033976

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005-0205781 A1	22/09/2005	JP 2005-195504 A JP 2005-291833 A US 2008-0063258 A1	21/07/2005 20/10/2005 13/03/2008
US 2014-0314305 A1	23/10/2014	JP 2014-211352 A	13/11/2014
US 2011-0286656 A1	24/11/2011	EP 1955225 A2 IL 191527 A IL 230235 A IL 230235 B IL 230260 A IL 230260 B IL 234289 A IL 234289 B IL 234290 A IL 234290 B IL 234316 A IL 234316 B IL 234317 A IL 234317 B IL 234318 A IL 234318 B IL 234319 A IL 234319 B IL 234343 A IL 234343 B IL 234344 A IL 234344 B IL 234345 A IL 234345 B IL 234346 A JP 2009-516832 A JP 2010-529683 A JP 2012-168195 A JP 2013-217940 A JP 2013-238606 A JP 2014-167476 A JP 2015-062034 A JP 2015-092173 A JP 2016-011962 A JP 2016-029376 A JP 2016-106228 A JP 2016-136151 A JP 2016-139811 A JP 5405453 B2 JP 5465880 B2 JP 5466264 B2 JP 5763712 B2 JP 5869657 B2	13/08/2008 29/12/2008 27/02/2014 31/05/2015 27/02/2014 31/05/2016 02/11/2014 31/10/2016 30/10/2014 31/10/2016 30/10/2014 30/04/2017 30/10/2014 30/04/2017 30/10/2014 30/04/2017 30/10/2014 31/10/2016 30/10/2014 30/11/2016 30/10/2014 30/11/2016 30/10/2014 30/11/2016 30/10/2014 30/11/2016 30/10/2014 23/04/2009 26/08/2010 06/09/2012 24/10/2013 28/11/2013 11/09/2014 02/04/2015 14/05/2015 21/01/2016 03/03/2016 16/06/2016 28/07/2016 04/08/2016 05/02/2014 09/04/2014 09/04/2014 12/08/2015 24/02/2016

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/033976

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		JP 5932723 B2	08/06/2016
		JP 5965467 B2	03/08/2016
		JP 6023116 B2	09/11/2016
		JP 6127170 B2	10/05/2017
		KR 10-1285967 B1	12/07/2013
		KR 10-1370154 B1	04/03/2014
		KR 10-1530456 B1	22/06/2015
		KR 10-1565071 B1	03/11/2015
		KR 10-1613048 B1	15/04/2016
		KR 10-1665168 B1	11/10/2016
		KR 10-1672157 B1	02/11/2016
		KR 10-1682838 B1	12/12/2016
		KR 10-2016-0138593 A	05/12/2016
		US 2007-0156379 A1	05/07/2007
		US 2007-0230770 A1	04/10/2007
		US 2007-0288219 A1	13/12/2007
		US 2009-0297019 A1	03/12/2009
		US 2010-0119144 A1	13/05/2010
		US 2015-0154746 A1	04/06/2015
		US 7570796 B2	04/08/2009
		US 7676077 B2	09/03/2010
		US 8041103 B2	18/10/2011
		US 8139843 B2	20/03/2012
		US 8923600 B2	30/12/2014
		US 9401014 B2	26/07/2016
		WO 2007-120279 A2	25/10/2007
		WO 2007-120279 A3	20/11/2008
		WO 2007-120280 A2	25/10/2007
		WO 2007-120280 A3	18/09/2008
		WO 2009-038838 A2	26/03/2009
		WO 2009-038838 A3	12/11/2009
US 2013-0236083 A1	12/09/2013	JP 2015-513703 A	14/05/2015
		KR 10-2014-0141645 A	10/12/2014
		TW 201341947 A	16/10/2013
		US 2014-0369593 A1	18/12/2014
		US 8855400 B2	07/10/2014
		US 9092847 B2	28/07/2015
		WO 2013-134605 A1	12/09/2013
US 8595666 B2	26/11/2013	US 2012-0131529 A1	24/05/2012
		WO 2011-004534 A1	13/01/2011