





(72) Honda, Fumiaki, JP
(72) Hosoya, Nobukazu, JP
(73) Sanyo Electric Co., Ltd., JP

(51) Int.Cl.⁵ H03H 11/26

(30) 1991/06/28 (3-158983) JP

(54) **DISPOSITIF A RETARD VARIABLE**

(54) **VARIABLE DELAY DEVICE**



(57) A variable delay device includes a variable delay circuit (12) and a correction circuit (14). On the basis of output signals R and V from variable delay lines (30, 32) of the correction circuit, an output signal V_L by which a control characteristic of a variable delay line (16) is made substantially linear is outputted to the variable delay circuit from a linearity detector (34) of the correction circuit. The output signals R and V are also applied to a variable range detector (36), and on the basis of an output of the detector (36), an output signal V_r by which a variable range of the variable delay line (16) is made constant is outputted to the variable delay circuit (12) from a reference level generator (38) of the correction circuit. The output signal V_L determines an input/output characteristic of a non-linear circuit (22) which is included in the variable delay circuit and modifies a variable amount control signal V_d and the output signal V_r is added to an output signal of the non-linear circuit by an adder (24) included in the variable delay circuit, and an adder result is applied to the variable delay line (16) as a control signal therefor.

ABSTRACT OF THE DISCLOSURE

A variable delay device includes a variable delay circuit (12) and a correction circuit (14). On the basis of output signals R and V from variable delay lines (30, 32) of the correction circuit, an output signal V_L by which a control characteristic of a variable delay line (16) is made substantially linear is outputted to the variable delay circuit from a linearity detector (34) of the correction circuit. The output signals R and V are also applied to a variable range detector (36), and on the basis of an output of the detector (36), an output signal V_r by which a variable range of the variable delay line (16) is made constant is outputted to the variable delay circuit (12) from a reference level generator (38) of the correction circuit. The output signal V_L determines an input/output characteristic of a non-linear circuit (22) which is included in the variable delay circuit and modifies a variable amount control signal V_d , and the output signal V_r is added to an output signal of the non-linear circuit by an adder (24) included in the variable delay circuit, and an adder result is applied to the variable delay line (16) as a control signal therefor.

TITLE OF THE INVENTION

Variable Delay Device

BACKGROUND OF THE INVENTION

5 Field of the invention

The present invention relates to a variable delay device. More specifically, the present invention relates to a variable delay device which is utilized as an analog IC delay line.

10 Description of the prior art

Up to now, there is a variable delay device which is constructed by using a C-MOS inverter. The C-MOS inverter has a transfer delay time of approximately few nanoseconds for each stage, and therefore, if the number
15 of stages of the C-MOS inverter is increased, it is possible to obtain a delay time equal to the number of stages. The delay time of the C-MOS inverter can be adjusted by a driving voltage which is applied to the C-MOS inverter. In general, a control characteristic
20 representative of a relationship between the driving voltage and the delay time becomes a non-linear characteristic as shown in Figure 6.

In such a variable delay device, it becomes difficult to properly control the C-MOS inverter because
25 the control characteristic largely varies due to

dispersions or variations of a temperature, circuit components and etc., and accordingly, there was a problem that a characteristic of the variable delay device does not become stable.

5

SUMMARY OF THE INVENTION

Therefore, a principal object of the present invention is to provide a variable delay device a stable characteristic.

10 The present invention is a variable delay device comprising: a variable delay circuit including a first variable delay line which is constructed by utilizing a C-MOS inverter and delays an input signal and outputs a delayed signal; and a correction circuit which applies a
15 first and a second outputs for respectively controlling a linearity and a variable range of a control characteristic of the first variable delay line.

On the basis of the output of the second and the third variable delay lines included in the correction
20 circuit, the first output by which the control characteristic of the first variable delay line is made substantially linear is applied to the first non-linear circuit from the linearity detecting means. An
input/output characteristic of the first non-linear
25 circuit is changed by the first output, and then, an

output obtained by modifying the first control signal which is applied to the first non-linear circuit is given to the first adder. On the basis of the outputs from the second and the third variable delay lines, the
5 second output by which the variable range of the first variable delay line is made constant is applied to the first adder from the reference level generating means. The output of the first non-linear circuit and the second output are added to each other by the first adder
10 and an added result is applied to the first variable delay line. Therefore, the linearity of the control characteristic of the first variable delay line and thus the control characteristic of the variable delay device becomes good and the variable range becomes constant.

15 According to the present invention, it is possible to make the linearity of the control characteristic of the variable delay device be good and to easily obtain the variable range being made be constant always without dependent on a temperature and etc. by the first and
20 second outputs from the correction circuit, respectively, and therefore, even if the variable delay device utilizes a C-MOS inverter, a stable characteristic and a constant variable range can be obtained.

25 The above described objects and other objects,

features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram showing one embodiment according to the present invention;

Figure 2 is a circuit diagram showing examples of a
10 linearity detector, variable range detector, and
reference level detector utilized in Figure 1
embodiment;

Figure 3 is a waveform chart showing signals of
respective portions of a correction circuit constituting
15 Figure 1 embodiment;

Figure 4 is a graph showing an input/output
characteristic of a non-linear circuit;

Figure 5 is a waveform chart showing signal as of
respective portions in the circuit diagram shown in
20 Figure 2; and

Figure 6 is a graph showing a control
characteristic of a variable delay line.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 With reference to Figure 1, a variable delay device

10 of this embodiment shown includes a variable delay
circuit 12 and a correction circuit 14. The variable
delay circuit 12 includes a variable delay line 16
utilizing a C-MOS inverter, and the variable delay line
5 16 delays an arbitrary signal being inputted to a
terminal 18 by a desired time and outputs the same at a
terminal 20. A delay time of the variable delay line 16
is controlled by an output signal obtained by adding an
output signal of a non-linear circuit 22 and an output
10 signal V_r from the correction circuit 14 by means of an
adder 24, that is, by a driving voltage. To the non-
linear circuit 22, a variable amount control signal V_d
from a terminal 26 and an output signal V_L from the
correction circuit 14 are applied. An amplitude of the
15 control signal V_d is equal to an amplitude of a control
signal V_a described later.

The correction circuit 14 includes variable delay
lines 30 and 32 which commonly receive an input signal
 V_{in} from a terminal 28. Each of the variable delay
20 lines 30 and 32 utilizes a C-MOS inverter and has
structure equal to structure of the variable delay line
16, and the variable delay lines 16, 30 and 32 have
control characteristic shown in Figure 6, respectively.
An output signal R of the variable delay line 30 and an
25 output signal V of the variable delay line 32 are

inputted to a linearity detector 34 and a variable range detector 36, respectively. An error signal V_p from the variable range detector 36 is outputted to a reference level generator 38. A portion surrounded by a one-dotted line 40 in Figure 1 is constructed as shown in Figure 2, for example. More specifically, in the linearity detector 34, the output signal R of the variable delay line 30 and the output signal V of the variable delay line 32 are phase-compared by a phase comparator 42, and thereafter, pulse widths of a delay time detection signal and an advance time detection signal both being thus obtained are compared with each other by a comparator 44. Then, the linearity detector 34 outputs a signal according to the pulse widths as the output signal V_L through a low-pass filter 46. In addition, in the variable range detector 36, the delay time detection signal and the advance time detection signal obtained by phase-comparing of the output signals R and V by the phase comparator 42 are added to each other by an adder 48, and the variable range detector 36 inputs an added result to a comparator 50 as a variable range detection signal. Then, the variable range section signal is compared with a reference signal V_{ref} having a predetermined variable range T_d by a comparator 50, and an error signal thus obtained is outputted to

the reference level generator 38 as the error signal V_p through a low-pass filter 52. The reference level generator 38 converts the inputted error signal V_p into the output signal V_r having a proper direct current
5 level and outputs the same.

Then, the output signal V_L from the linearity detector 34 is inputted to each of the non-linear circuits 22, 54 and 56 so as to change an input/output characteristic thereof. Therefore, variable amount
10 control signals V_A and V_a respectively outputted from terminals 58 and 60 are modified as output signals V_A' and V_a' by the non-linear circuits 54 and 56, and the output signals V_A' and V_a' are inputted to adders 62 and 64. Since the output signal V_r from the reference level
15 generator 38 is inputted to the adders 62 and 64, respectively, the adder 62 adds the output signal V_A' and the error signal V_r to each other and outputs an added result to the variable delay line 30, and the adder 64 adds the output signal V_a' and the output
20 signal V_r to each other and outputs an added result to the variable delay line 32.

In operation, to the terminal 28 of the correction circuit 14, the input signal V_{in} as shown in Figure 3 is inputted, and the control signal V_A and V_a are inputted
25 to the terminals 58 and 60, respectively. The input

signal V_{in} , and the control signals V_A and V_a are signals for use in correction circuit 14. The control signals V_A and V_a have a relationship of $V_a = V_A \pm \Delta V$, and the control signal V_a is a rectangular wave which
 5 vibrates with an amplitude of ΔV in symmetry with a center level of the control signal V_A . An average value of the control signal V_a becomes the control signal V_A , and a magnitude of the ΔV can be decided in accordance with a variable range, that is, usage of the variable
 10 delay device 10.

In an initial state, it is assumed that the output signal V_L inputted to the non-linear circuits 22, 54 and 56 from linearity detector 36 is zero ($V_L = 0$). Then, if each of the input/output characteristics of the non-
 15 linear circuits 22, 54 and 56 is shown in Figure 4, in a case of $V_L = 0$, the input/output characteristic can be shown by a proportional linear line 66 passing an origin. Therefore, the input signals V_A and V_a of the non-linear circuits 54 and 56 are outputted as the
 20 output signals V_A' and V_a' having the same magnitudes, and wave forms thereof are shown in Figure 3. In addition, the input/output characteristic shown in Figure 4 becomes curved line which is gradually curved downward and largely as the output signal V_L becomes
 25 larger. A case of $V_L = V_M$ is shown by a curved line 68,

a case of $0 < V_L < V_M$ is shown by a curved line 70 between the linear line 66 and the curved line 68, and a case of $V_L > V_M$ is shown by a curved line 72 which is curved larger than the curved line 68, for example.

- 5 Therefore, in a case of $V_L = 0$, a driving voltage represented by a signal $(V_A' + V_R)$ is applied to the variable delay line 30 from the adder 62, and the delay time is determined by the control characteristic shown in Figure 6, whereby the output signal R is outputted.
- 10 In addition, to the variable delay line 32, a driving voltage represented by a signal $(V_A' + V_R)$ is applied. As seen from the above described relationship between the control signals V_A and V_a , the driving voltage applied to the variable delay line 32 is a rectangular
- 15 wave which vibrates with the amplitude of ΔV in symmetry with a center level of the driving voltage applied to the variable delay line 30. Therefore, a delay time of the output signal V from the variable delay line 32 is also determined by the control
- 20 characteristic shown in Figure 6. Therefore, as shown in Figure 5, the output signal V from the variable delay line 32 is outputted so that a period when the phase is delayed and a period when the phase is advanced appear alternately with respect to the output signal R of the
- 25 variable delay line 30. Then, the output signals R and

V are inputted to the phase comparator 42, and a delay time $Td1$ and an advance time $Td2$ of the output signal V are detected by the phase comparator 42 with a reference of the output signal R, and therefore, the phase
5 comparator 42 outputs the delay time detection signal and the advance time detection signal. The linearity and the variable range of the control characteristic can be detected by the delay time detection signal and the advance time detection signal.

10 Then, if the delay time detection signal and the advance time detection signal satisfy a condition of $Td1 = Td2$, it is determined that the control characteristic is linear substantially. In this embodiment shown, the delay time detection signal and the advance time
15 detection signal are inputted to the comparator 44 so as to detect a difference between the delay time $Td1$ and the advance time $Td2$, and the output of the comparator 44 is inputted to the non-linear circuits 22, 54 and 56 as the output signal V_L after passing the low-pass
20 filter 46. Therefore, the input/output characteristics of the non-linear circuits 22, 54 and 56 can be controlled. Thereafter, the output signal V_L becomes stable at a timing when $Td1 = Td2$ is finally satisfied.

At this time, assuming that $V_L = V_M$ each of the
25 input/output characteristics of the non-linear circuits

22, 54 and 56 is changed to the curved line 68 shown in Figure 4. Therefore, the output signals V_A' and V_a' from the non-linear circuits 54 and 56 becomes as shown in Figure 3, and therefore, the output signal V_A' becomes smaller than the control signal V_A . As seen from a comparison of the output signals V_A' and V_a' , the output signal V_a' becomes a signal which largely swings toward a positive direction with respect to the output signal V_A' . Then, the output signal V_a' and the output signal V_r are added to each other by the adder 64, and the added result is supplied to the variable delay line 32 as the driving voltage thereof. The output signal V_A' and the output signal V_r are added to each other by the adder 62, and the added result is applied to the variable delay line 30 as the driving voltage thereof. Resultingly, with respect to the output signal R of the variable delay line 30, the output signal V of the variable delay line 32 becomes to have a relationship in phase as shown in Figure 5. That is, in a case of $V_L = V_M$, in comparison with a case of $V_L = 0$, an advance time of the advance time detection signal is increased and becomes an advance time $T_d'2$, and a delay time of the delay time detection signal is decreased and becomes a delay time $T_d'1$, and therefore, the both times becomes equal to each other ($T_d'1 = T_d'2$). Accordingly, it is

possible to obtain a control characteristic being substantially linear with respect to the control signal V_a inputted from the terminal 60.

Next, an operation for controlling the variable
5 range of the variable delay circuit 12 will be described.

Because a total of the delay time and the advance time both detected by the phase comparator 42 shown in Figure 2 becomes the variable range of the variable
10 delay circuit 12, the total time is compared with a predetermined variable range T_d of the reference signal V_{ref} shown in Figure 5 by the comparator 50. More specifically, by adding the delay time detection signal and the advance time detection signal to each other by
15 the adder 48, a variable range detection signal is obtained, and the variable range detection signal and the reference signal V_{ref} are compared with each other by the comparator 50 so as to obtain the error signal. The error signal is passed the low-pass filter 52 and
20 inputted to the reference level generator 38 as the error signal V_p . The error signal V_p is converted into a proper direct current level by the reference level generator 38 and inputted to the adders 24, 62 and 64 as the output signal V_r . As shown in Figure 6, since the
25 variable range T_d is decided by the driving voltage V_r -

$V_r + 2\Delta V$, in a case where the variable range of the variable range detection signal outputted from the adder 48 is larger than the variable range T_d of the reference signal V_{ref} , the output signal V_r outputted from the reference level generator 38 becomes larger. Inversely, if the variable range of the variable range detection signal is smaller than the variable range T_d , the output signal V_r becomes smaller. Finally, the output signal V_r becomes stable at a timing when the variable range added by the adder 48 and the variable range T_d of the reference signal V_{ref} become equal to each other.

Thus, by controlling the variable delay circuit 12 by means of the output signal V_L and the output signal V_r , with respect to the control signal V_d of the variable delay circuit 12 being inputted from the terminal 26, the delay time is changed in a linear manner, and the variable range can be always defined by the predetermined range.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.


25

WHAT IS CLAIMED IS

1. A variable delay device, comprising:
a variable delay circuit including a first variable
delay line which is constructed by utilizing a C-MOS
5 inverter and delays an input signal and outputs a
delayed signal; and
a correction circuit which applies a first and a
second outputs for respectively controlling a linearity
and a variable range of a control characteristic of said
10 first delay line.
2. A variable delay device according to claim 1,
wherein said variable delay circuit includes a first
non-linear circuit for modifying a first control signal
according to said first output, and a first adder for
15 adding an output of said first non-linear circuit and
said second output to each other and applies a control
signal to said first variable delay line.
3. A variable delay device according to claim 2,
wherein said correction circuit includes first output
20 generating means for generating said first output to
cancel a non-linearity of said control characteristic,
and second output generating means for generating said
second output to control a range of a driving voltage
which is applied to said C-MOS inverter.
- 25 4. A variable delay device according to claim 3,


wherein said correction circuit includes a second and a third variable delay lines which have a common input and the same structure as that of said first variable delay line, respectively, linearity detecting means for
5 detecting the linearity of the control characteristic on the basis of outputs of said second and said third variable delay lines to output said first output, variable range detecting means for detecting the variable range on the basis of the outputs of said
10 second and said third variable delay lines, references level generating means for outputting said second output according to an output of said variable range detecting means, a second and a third non-linear circuits for modifying a second and a third control signals according
15 to said first output, respectively, a second adder for adding an output of said second non-linear circuit and said second output to each other to apply a control signal to said second variable delay line, and a third adder for adding an output of said third non-linear
20 circuit and said second output to apply a control signal to said third variable delay line.

FIG. 1




Richard M. Longie & Herbert

FIG. 2



Richard M. Kozin & Herbert

FIG. 3



Richard M. Ferguson & Herbert

FIG. 6






FIG. 4



Richard M. Kozma & Herbert

FIG. 5

*Richard Mc Kenzie & Herbert*