

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. 7
G11C 11/407

(45) 2001 11 16
(11) 10 - 0313776
(24) 2001 10 24

(21) 10 - 2000 - 0078276
(22) 2000 12 19
(62) 1993 - 0027619
: 1993 12 14

(65) 0000 - 0000000
(43) 0000 00 00
1998 06 17

(30) 4 - 349645 1992 12 28 (JP)
4 - 349646 1992 12 28 (JP)
4 - 359742 1992 12 28 (JP)

(73) 가 가
1 7 12

(72) 1 7 12 가 가

(74)
:

(54)

. . . (, DRAM .) RAM(, SRAM .)
가

16

1 1 .

2					
3					
4	3				
5					
6	5	1	2		
7	1				
8	7	X			
9	7	$V_{NGS} = OV$			
10	7				
11		2			
12		3			
13		4			
14	13		OUT		
15	13				
16		5			
17	16				
18		6			
19		7			
20	19		OUT		
21		8			
22		9			
23					
24		10			
25		11			
26	25	1	2		

27		12		.
28		13		.
29	28		1100A	.
30		14		.
31	30		1400	.
32		15		.
33	32		1300B	.
34	32		1300B	.
35	34	1	2	.
36		16		.
37	30		1400	.
38	37	가	.	.

*

10:

11: NMOS(1 MOS)

12,13: PMOS(2, 3 MOS)

14:

15: PMOS(1)

16: NMOS(2) 20:PMOS

D: 2 G:

IN: OUT:

S: 1 V_{DD} : 2

V_{SS} : 1

100:

110,110A,110B,110C,110D: 1

111,121: 111 - 1,121 - 1: PMOS
 112,122: 1, 2 PMOS
 113,131: 1
 114,124: NMOS(1, 2)
 115,115 - 1,115 - 2: 1
 115a: PMOS(1 MOS)
 115b,115c: NMOS(2, 3 MOS)
 120,120A,120B,120C,120D: 2
 123,132: 2
 125,125 - 1,125 - 2: 2
 125a: PMOS(1 MOS)
 125b,125c: NMOS(2, 3 MOS)
 133: PMOS() GND :
 IN,INB: 1, 2
 OUT,OUTB: 1, 2
 TS,TD: 1, 2
 TG: TX,TY:
 V_{CC} :
 1100,1100A:
 1101: PMOS 1102:
 1200: 1201: PMOS
 1210: 1211: NMOS
 1300,1300A,1300B : 1301: PMOS
 1310: 1311: NMOS
 1320: 1321: PMOS

1322,1323: NMOS 1400,1400A:

1401: PMOS 1402: NMOS

1410: 1411,1412: NMOS


1420,1440 : 1421,1441: PMOS

1422,1423,1442,1443: NMOS

• • • (, DRAM .) RAM(, SRAM .)
가

: IEEE (IEEE JOURNAL OF SOLID - STATE CIRCUITS),26[4] (1991 - 4)
Evert Seevinck.etc.

'Current Mode Techniques for High - Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's' P. 525 - 536.



Y가 'L' PMOS 12B, PMOS 13B, 23B가 IN, INB 가
 , 가 1, 2 OUT, OUTB
 가 IN INB (.)

(a) 가 (, (b))가 V_{CC}

(a).) PMOS 12B, 22B , 가 가 (, 가

4 (a), (b)

4 (a), (b) 1 10 V_{01} 2 20 V_{02} . 20 V_{12} , 1
 10B V_{11} 2

C_1 1 10B PMOS 12B ,

C_2 2 20B , PMOS 22B

IN INB

4 (a) C_1 C_2 가 ()P ,

가 4 (b) C_1 C_2 가 가
 $1, P_2, P_3$

2 PMOS 12B, 22B

(b).

14B, 24B 가 2 PMOS 12B 13B, 22B 23B
 IN, INB $V_R + V_{TP} + V_{TPa}$ (, V_R : 14B, 24B
 , V_{TP} : PMOS , V_{TPa} : PMOS) 가
 가

V_{CC}

가

가

가

가

1 2 가 1 1 1 2 가 1 2
 2 1 2 , 1 2 1 2 1

1 1 MOS 1 (GND)
 1

1 MOS 가 1 , 1
 1 가 2

2 2 MOS 2 2
 2

2 MOS 가 2 , 2
 2 가 1

2 1 2 1 2 가 가
 1 2 1 2 가 , 1
 가 1 2 가 2

, MOS OS 1 2 가 2 1 MOS MOS 1 2 가 1 2 1 M
 1 2 MOS MOS 1 2 2

2 , 1 2 가 1
가

3 , 1 2 가 X 1 2

4 1, 2 1, 2, 3 MOS 가 MOS
1 2

1 2

2 1 가 가 2 () , 1

5 6 ,

7 1 2 가 X 2 1 2
가

8 , 1, 2 가 1, 2, 3 MOS 9

[]

1

1 1

, 1 S 2 D 1 1 MOS (NMOS) 110가 (V_{SS} 2 V_{DD} 3 MOS (, PMOS) 120,130가

, NMOS 110 가 1 S 가 X , 2 D

PMOS 120 1 V_{SS} 가 G 가 X

PMOS 130 X 가 2 D , 가 2 V_{DD}

, 1 S 2 D .

7 1 , 1 .

7 1 100 MOS

100 D E_1 G E_2 .

E_1 E_2 100 S 가 (,
OV), E_3 V_{DD} , V_{SS}

E_1 V_{NDS} , E_2 V_{NGS} , E_3 V_{SS} V_{DD} (V_{DD}
 V_{SS} .) 가 OV V_{DD} V_{DD}

100 1 .

, 8 $V_{NGS} = OV$.

8 7 X , 7 PMOS 12,13 I_{BIAS} ,
X V_X .

8 C_{12} PMOS 12 , C_{13a} $V_{NDS} = V_a$ PMOS 13

$V_a < V_b < V_c$ C_{13B} $V_{NDS} = V_b$ C_{13C} $V_{NDS} = V_c$ PMOS 13 . (,
)

, 8 V_{TPa} 가 PMOS 12,13 .

PMOS 13 V_{GS13} $V_{GS13} = V_{DD} - V_{NDS}$.

PMOS 13 V_{NDS} , PMOS 13 가 V_{NDS} (V_a, V_b, V_c)
 $C_{13a}, C_{13b}, C_{13c}$ 8 .

$V_{NDS} = V_a$ X 8 Q_A , $V_X = V_A$.

$V_{NDS} = V_b$ X 8 Q_B , $V_X = V_B$.

$V_{NDS} = V_c$ X 8 Q_C , $V_X = V_C$ $V_A V_B V_C$.

7 V_{GS11} X V_X NMOS 11 . V_{GS11} V_{NDS}
가 .

9 7 $V_{NGS} = OV$ 10 , I_{NDS} , V_{NDS} .

9 , C_{NR} 10 .

C_{11A} $V_{GS11} = V_A$ (, $V_{NDS} = V_a$) C_{11B} $V_{GS11} = V_B$ (, $V_{NDS} = V_b$)
 C_{11C} $V_{GS11} = V_C$ (, $V_{NDS} = V_C$) NMOS 11 .

9 V_{NDS} $V_{NDS} = V_a$,

NMOS 11 • V_{GS11} , P_a NMOS 11 .

I_{NDS} V_{NDS} V_{NDS} I_{NDS} 가 가 .

V_{NDS} $V_{NDS} = V_b$ NMOS 11 • V_{GS11}
 P_b NMOS 11가 가 I_{NDS} .

V_{NDS} NMOS 11 • V_{GS11} P_c 가
 NMOS 11가 .

I_{NDS} NMOS 11 • V_{GS11} V_{GS11} V_{NDS}

V_{NDS} I_{NDS} 가 가 , .

V_{NDS} $V_{NDS} = 0$.

V_{NGS} 10 .

10 7 NGS V_{NGS} 10 ,
 I_{NDS} V_{NDS} .

10 , C_{NR1} $V_{NGS} < V_{TN}$ $C_{NR2} = V_{TN}$ (, V_{TN} : NMOS)
 C_{NR3} $V_{NGS} > V_{TN}$.

, V_{NGS} $V_{NGS} = 0$ 8 PMOS 12 C_{12} 6
 V_{NGS} .

V_{NDS} (V_a, V_b, V_c) NMOS 11 • V_{GS11}
 (V_A, V_B, V_C) .

I_{NDS} .

, V_{NDS} NMOS 11 • V_{GS11} NMOS
 11 V_{NDS} .

I_{NDS} 가 V_{NDS} 가 .

10 .

(1) 가 10 NMOS 11 PMOS 12,13
 3 MOS , .

MOS D S 1 NMOS 11가 2

가

NMOS 11 PMOS 12,13 I_{NDS}

가 , V_{NDS} I_{NDS}

(2) MOS

(1) D S 1 MOS 가

(3) 가 가 MOS 가

7 PMOS 12 $V_{NGS} = 0V$ I_{NDS} 가 10

V_{NGS}

V_{NDS} I_{NDS}

2

11 2 가 , 1 1

1 PMOS 13 V_{DD} 14

1

D S 14 가 1

14 , 가 PMOS 12,13 가 ,

X V_{NGS} , V_{TPa}

V_{TN} V_{TP} (V_{TP} : PMOS) V_T

V_{TN} NMOS 11가

14

3

12 7 가 1 1

가

1 X PMOS 13 가 1
 (, PMOS)15 X V_{SS} 가
 2 (, NMOS)16 1 .
 1 .
 S 15 V_{DD} , PMOS 15가 , NMOS 16가 PMO
 PMOS 12,13 가 가 .
 , NMOS 16가 X V_{SS} NMOS 11가 .
 D S 가 .
 , 가 V_{SS} , PMOS 15가 , NMOS 16가 1
 D S .
 PMOS 15 NMOS 16 .
 4
 13 4 1 10
 .
 1 10 PMOS 20 .
 D가 10 OUT 1 S가 V_{SS} , G가 IN , 2
 PMOS 20 가 IN , 가 V_{DD} .
 14 15 , 13 .
 14 13 OUT .
 14 10 D S I_{NDS} , D S 가
 V_{NDS} .
 C_{NR10} IN 가 V_{SS} V_{DD} 10 .
 C_p C_{NR10} PMOS 20 .
 14 IN 가 , R₁,R₂,R₃ .
 13 , 15 .
 13 IN 가 V_{DD} PMOS 20가 .
 10 D S , 10 PMOS 12 .

13 10 PMOS 12 13 가 , PMOS 12,

가 9 MOS

, 가 가 .

(1) 1 4 PMOS , NMOS PMOS V_{SS} V_{DD} , V_{DD} V_{SS} ,

(2) 1 2 4 1 MOS 가 .

5

16 5 .

1 IN 1 OUT 가 1 110 ,

2 111 가 , 2 INB 2 OUTB 가 1 110

INB (V_{CC}) 가 2

PMOS 112 1 OUT 1 113 2 (

GND)

2 120 1 110 2 INB V_{CC} 가 1

121 가 INB가 2 PMOS 122

IN

PMOS 122 2 OUTB 2 123 GND .

2 PMOS 112, 122 가 1 110 2

120 .

, IN INB V_{CC} 가 .

, IN V_{IN} 가 I_{IN} 가 가 , INB V_{INB} 가 I_{INB} 가

PMOS 112 I_D PMOS 122 I_{DB} 가 113, 123

OUT, OUTB V_{OUTdif} 가 .

, I_{IN} 가 가 , I_D 가 111 I_L 가

, 121 I_{LB} .
 I_{IN} I_{INB} V_{INDif} .
 111,121 r , 113,123 R .
 , PMOS 112,122 , g_m .
 $I_{INDif} = 0$, $V_{IN} = V_{INB}$, $I_D = I_{DB}$ $I_{INDif} (= I_{IN} - I_{INB})$, 1 2 110,120
 $V_{OUTdif} = 0$.

$I_{INDif} = 0$ 가 .

V_{IN} I_{IN} V_{IN} , I_{IN} , I_{INB} V_{INB} I_{INB} , I_D (1) I_D , I_{DB} , I_{DB} ,

$$V_{IN} = -r (I_D - I_{IN}) \dots\dots(1)$$

$$V_{INB} = -r (I_{DB} - I_{INB}) \dots\dots(2)$$

$$I_D = g_m (V_{IN} - V_{INB}) \dots\dots(3)$$

$$I_{DB} = g_m (V_{INB} - V_{IN}) \dots\dots(4)$$

1

$$\Delta I_D - \Delta I_{DB} = \frac{1}{1+1/2 r g_m} (\Delta V_{IN} - \Delta V_{INB}) \dots\dots(5)$$

, $2r g_m$ 1 ,

$$\Delta I_D(6) \Delta I_{DB} \cong \Delta I_{IN} - \Delta I_{INB}$$

$$\Delta I_{IN} - \Delta I_{INB} = \frac{1}{2 g_m} (\Delta I_D - \Delta I_{DB})$$

$$\cong \frac{1}{2 g_m} I_{INDIF} \dots\dots(7)$$

$$V_{INdif} = V_{IN} - V_{INB} \dots\dots(8)$$

$$I_{INdif} = I_{IN} - I_{INB} \dots\dots(9)$$

$$V_{OUTdif} = R(I_D - I_{DB})\dots\dots(10)$$

, (6) (7) (11),(12) .

$$V_{INdif} = \frac{1}{2g_m} I_{INdif} \dots\dots(11)$$

$$V_{OUTdif} = R I_{INdif} \dots\dots(12)$$

$$V_{OUT} - V_{OUTB} = g_m R (V_{IN} - V_{INB}) = R I_{INdif} = V_{OUTdif}$$

, $I_{IN} - I_{INB}$ 가 $1/2 g_m$ 가 ,

(5) 가 $r g_m (I_D - I_{DB}) < I_{IN} - I_{INB}$ 가 ,

, 17 가

17 16 1 2 110,120

4 1 110 V_{01} 2 120 V_{02} 120 V_{I2} 1
110 V_{I1} 2

C_1 1 110 PMOS 112

C_2 2 120 PMOS 122 ,

I_{IN} I_{INB}

17 C_1 C_2 1 P , P

C_1 C_2 가 ,

1 110 2 120

22 PMOS 112, 122 IN, INB GND , 가 , 113,123 1 PMOS 112,1
 6 18 6 가 5 16
 100 16 100 .
 2 100 2 INB 1 2 IN 1 OUTB 가 OUT 가 1 110A 110A
 1 110A 1 IN V_{CC} 111 가
 IN가 1 PMOS 112
 PMOS 112 2 INB PMOS 112 1 (
 PMOS)114 1 OUT
 2 120A 1 110A 2 INB V_{CC}
 121 가 INB가 2 PMOS 122
 PMOS 122 1 IN PMOS 122 2 (PMOS)
 124 2 OUTB
 PMOS 124 PMOS 114 SEB
 1, 2 OUT,OUTB 가 D,DB 1, 2 OUT,OUTB
 2 100가 D,DB , D,DB 1,
 131,132 GND
 L' D,DB , 100 PMOS 114,124가 (100) SEB가 '
 100,... 131,132 PMOS 112,122 131,132 가
 IN,INB GND 1
 IN,INB , PMOS 114,124가 1, 2
 가 .

SEB가 'H' , 100,... 1, 2 IN,INB
 가 V_{CC} 가 가 .

7

19 7 5 16
 가 .

110B 1 16 1 PMOS 112 1 115가 1 120B
 2 PMOS 122 2 125가 2

1 115 1, 2 TS,TD TG 가 , 1 TS가
 1 IN 1 111 V_{CC} .

2 TD 1 OUT 1 113 GND .
 TG 2 120B 2 INB .

2 125 1 115 1, 2 TS,TD
 TG 가 1 TS가 2 INB 121
 V_{CC} .

2 TD 2 OUTB 2 123 GND .
 TG 1 110B 1 IN .

1 115 1, 2 TS,TD 1 1 MOS (P
 MOS) 115a 1 (V_{CC}) 2 (GND) 2
 2 3 MOS (N MOS , , NMOS .) 115b,115c

NMOS 115b TG NMOS 115b 가 PMOS 115a NMOS 11
 5c .

NMOS 115c 2 TD .

2 125 1 115 1, 2 TS,TD PMOS 1
 25a 가 , PMOS 125a 가 NMOS 125b NMOS 125c .

NMOS 125b V_{CC} , TG .

NMOS 125c 2 TD GND .

1, 2 IN,INB V_{CC} 가 .

1, 2 115,125 PMOS 115a,125a NMOS 115b,125b
 1, 2 IN,INB NMOS V_{TNa}

V_{TNa} | V_{TP} | , PMOS 115a,125a .
 2 INB 가 1 115 PMOS 115a 가
 115 1, 2 TS,TD 가 가 .
 , 1 2 115,125 PMOS ,
 5 .
 1, 2 115,125 20 5 6
 .
 20 19 1 OUT .
 20 1 113 I_D , 1 OUT V_{OUT} .
 I 1 113 NMOS .
 C_1 2 INB V_{INB} 가 $V_{INB} = V_0$ 1 115 .
 C_2 V_{INB} 가 $V_{INB} = V_0 - V$ 1 115 .
 20 1 IN V_{IN} .
 20 $V_{INB} = V_0$ 1 OUT I C_1 P_1 ,
 $I_D = I_1$.
 $V_{INB} = V_0 - V$ I C_2 P_2 , $I_D = I_2$.
 $V_{INB} = V_0$ PMOS C_{1a} P_{1a} $I_D = I_{1a}$
 .
 $V_{INB} = V_0 - V$ PMOS C_{2a} P_{2a} $I_D = I_{2a}$.
 20 $I_2 - I_1$ $I_{2a} - I_{1a}$, IN,INB 1
 5 PMOS 112,122 115,125 .
 (1) (12) 115,125 g_m 가
 .
 1, 2 115,125 1 TS TG가
 1 110B 2 120B .
 1 .
 (5) g_m , $I_D - I_{DB} < I_{IN} - I_{INB}$ 가
 .
 MOS
 1, 2 115,125 PMOS 115a,125a .

1, 2 IN,INB $V_{TP} + V_R$ (V_R : 113,123)
 가 .

($V_R + V_{TP} + V_{TPa}$) , .

8

21 8 가 , 7 19

20B 19 1 110B 1 110C 19 2 1
 1 110C 1 110C 2 120C .

1 110C 6 111 PMOS 111 - 1 6 1
 115 1 115 - 1 19 1 113 .

2 2 120C 19 2 121 PMOS 121 - 1 19
 2 125 2 125 - 1 , 19 2 123

1 115 - 1 19 1 115 PMOS 115a NMOS 115b,115c
 , PMOS 115a 가 TX 6 .

125c 2 125 - 1 6 2 125 PMOS 125a NMOS 125b,
 , PMOS 125a 가 TX 19 .

1 115 - 1 TX PMOS 121 - 1 2 125 - 1
 TX가 PMOS 111 - 1 .

1 115 - 1 TX 2 INB 가 , .

가 2 , INB PMOS 121 - 1 INB
 , PMOS 121 - 1 가 가 .

INB PMOS 121 - 1 INB 가 가
 PMOS 121 - 1 가

PMOS 111 - 1 .

?? 가 .

9

22 9 가 , 7 19

19 1 110B 1 110D 1 110D
 2 120D .

1 110D 6 1 115 1 115 - 2가
 (PMOS) 114 19 TD 1 OUT

1 115 - 2 19 PMOS 115a, NMOS 115b,115c , NM
 OS 115b TY

1 115 - 2 2 TD PMOS 114 1
 OUT 113 GND

2 120D 1 110D V_{CC} 2 INB
 121 INB 1 TS가 2 125 - 2
 125 - 2 2 TD 2 OUTB PMOS 124
 OUTB GND 123

2 125 - 2 19 PMOS 125a NMOS 125b,125c NMOS 125b
 TY

PMOS 114,124 SEB

1, 2 115 - 2,125 - 2 TY PMOS 133 PMOS 133
 가 SEB 가 V_{CC}

SEB PMOS 114,124 PMOS 133

SEB가 'L' , PMOS 133 PMOS 114,124가 7 19

, PMOS 114,124 가 ,

SEB가 'H' PMOS 133 PMOS 114,124가

1, 2 115 - 2,125 - 2 ,

, 1, 2 IN,INB V_{CC}


가 , IN,INB


, 가 가


(a) 6 18 ,

100,... 1, 2 OUT,OUTB D,DB D,D
 B 131,132 100,... , 100,... PM
 OS 114,124


(b) 9 22 ,







L_{in} 1100A N11 L_{in} V_{CC} PMOS 1101 가
 N21 PMOS 1101 1102
 10 12
 1100A
 29 28 1100A
 29 L_{in} V_{LIN} 1100A PMOS 1101 I_L
 1_1 1100A
 1_2 1_3 가 1_2 PMOS 1101 V_G
 $V_G = V_{CC} - V_{shf}$
 1_3 PMOS 1101 V_G $V_G = 0V$
 V_{SHF} 1102 , $|V_{SHF}|$ $|V_{TP}|$
 $V_{LIN} = V_{CC}$ 가 1102 V_{SHF} N21
 PMOS 1101 V_G $V_G = V_{CC} - V_{SHF}$
 V_{LIN} 가 가 V_G PMOS 1101 I_L 가 가
 , V_{LIN} 가 $V_{LIN} < V_{SHF}$ $V_G = 0V$ V_{LIN}
 I_L 가
 1_1 V_{LIN} 가 V_{CC} 가 1_2
 V_{LIN} 가 1_3 가
 1100A MOS
 1_3 가 , 가 11
 00A
 L_{in}
 가 가
 가






P_b A_{in} 가 V_b A_{OUT2} , V_{OUTb} 가 A_o
 UT2
 $V_{outa} - V_{outb}$ (Va - Vb) 1400 가 $V_a - V$
 b
 가 NMOS 112가 , A_{in} 가 V_{cc}

NMOS 1412 I_a
 $V_{outa} - V_{outbb}$ A_{in} 가 V_b A_{out2} P_{bb} V_{outbb}
 1400 가

(3)

1400 1 A_{out1} IN 가
 1200 PMOS 1201
 1400 IN 가 가
 PMOS 1101 가
 13 28 가
 13 28
 1400 가
 1400 가
 가 , 1400 가
 15
 32 15 가 10 24
 24 1100 1200 24
 1300B
 1300B IN A_{in} PMOS 1201 A_{OUT} 가
 1320 1310



$V_{aa} - V_{bb} (< V_a - V_b)$ 1320
 가 1300B 1320 1310
 1320 N40 G V_{TNN} 가
 IN가 V_{cc} 1320 PMOS
 MOS IN V_c
 c가 가
 1300B 34
 34 32 1300B , 32
 가
 NMOS 1322 NMOS 1323 1 , 1 N42, 1
 N40
 N41
 PMOS 1321 1310 2 N40, N42
 1310 NMOS
 34 1 2
 35 1 2
 35 1 V_{01} 2 V_{11} , 1 V_{11} 2
 V_{02}
 C_1 1 , C_2 2
 1 (N42) 가 (N40) 가 가 V
 $V_{cc} - V_{TNN}$
 , 2 (N40) 가 (N42) 가
 가 $V_{cc} - |V_{TP}|$ 가 V_{TN}
 C_1, C_2 35 P
 1 (N40) $V_{cc} - V_{TNN}$
 NMOS 1322 가 $V_{TNN} V_{TN}$

$V_{TN} \quad | \quad V_{TP} \quad |$

$V_{TNN} \quad | \quad V_{TP} \quad |$

CMOS

1300B가

00B 10 24 24 1300 13

1300B A_{IN} 가 V_{CC} 가

10 가

가 가

가

1300B 1320 1310 10
가

MOS

가

16

36

16

가

14

30

30

1400

1400A가

1400A
NMOS 1430

G, 1, 2

S,D

X 가

1420

1420
 A_{OUT2}

G

1400A

A_{in}

X

1400A

2

1420

1

S V_{CC}

2

D

NMOS 1430

1400A

1

A_{out}

NMOS 430

GND

OS 1422,1423

1420

15

PMOS 1421

32

가

X


1320

PMOS 1421

32

NM

1400A



, 1, 2 MOS 가

7 8 , 1, 2 1 2 가
8 9

1, 2 가 .

(57)

1.

1 .

2.

1 2 1 2 ,
1 2

가 , 1 2 1 2

1 가 1 , 2 가 2 ,

가 1 , 가 2 1 MOS ,

가 2 , 가 1 2 MOS ,

1 MOS 1 1 ,

2 MOS 2 2

3.

3 .

4.

4 .

5.

5 .

6.


6 .

7.


1 2 1 2 , ,
 1 2 1 2 , ,
 가 , 1 2 1 2 , 2 가 2
 1 가 1 , 2 가 2
 ,
 1 2 1 가 1 , 가 2
 1 2 1 가 2 , 가 1
 2 ,
 1 2 1 1 ,
 2 2 2 2


8.


7 ,
 1 2 ,
 1 2 1 1 MOS ,
 2 1 2 MOS , 가 , 가 1 MOS
 2 MOS ,
 2 2 MOS 3 MOS , 가 2 , 가 2 .




2









$V_{11} (V_{02})$
(a)




$V_{11} (V_{02})$
(b)





6




7









10




11





12





13
































회로 1

(회로 2)

