



(51) International Patent Classification:

B41J 2/04 (2006.01) **H01L 21/304** (2006.01)
B41J 2/16 (2006.01) **G11B 5/127** (2006.01)

(21) International Application Number:

PCT/US2009/049948

(22) International Filing Date:

8 July 2009 (08.07.2009)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US):
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. [US/US]; 20555 S.H. 249, Houston, TX 77070 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **LEONI, Napoleon, J.** [US/US]; 1501 Page Mill Road, Palo Alto, CA 94304-1100 (US). **GILA, Omer** [IL/US]; 1501 Page Mill Road, Palo Alto, CA 94304-1100 (US).

(74) Agents: **COLLINS, David** et al.; Hewlett-Packard Company, Intellectual Property Administration, Mail Stop 35, P.O. Box 272400, Fort Collins, CO 80527-2400 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i))
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

Published:

- with international search report (Art. 21(3))

(54) Title: PRINthead FABRICATION METHODS, PRINthead SUBSTRATE ASSEMBLY FABRICATION METHODS, AND PRINtheADS



(57) Abstract: Printhead fabrication methods, printhead substrate assembly 32 fabrication methods, and printheads are described. According to one aspect, a printhead fabrication method includes providing a substantially planar upper surface 34 of a substrate assembly 32 which comprises circuitry 13, wherein the providing comprises, using a fill material 26, filling a plurality of valleys 15 of the substrate assembly 32 which are defined by a plurality of circuitry protrusions 14 of the circuitry 13. The method may also include, after the providing the substantially planar upper surface 34 of the substrate assembly 32, providing a plurality of printhead structures 50 over the substantially planar upper surface 34 of the substrate assembly 32 to form a printhead.

PRINTHEAD FABRICATION METHODS, PRINTHEAD SUBSTRATE ASSEMBLY
FABRICATION METHODS, AND PRINTHEADS

BACKGROUND

[0001] Imaging devices capable of printing images upon paper and other media are ubiquitous and used in many applications including monochrome and color applications. The use and popularity of these devices continues to increase as consumers at the office and home have increased their reliance upon electronic and digital devices, such as computers, digital cameras, telecommunications equipment, etc.

[0002] A variety of methods of forming hard images upon media exist and are used in various applications and environments, such as home, the workplace and commercial printing establishments. Some examples of devices capable of providing different types of printing include laser printers, impact printers, inkjet printers, commercial digital presses, etc.

[0003] Throughput and cost per page are important attributes in some applications, for example, in some high-quality digital commercial press applications. Some configurations utilize an electrophotographic engine with laser based imaging and a photoconductor imaging plate. However, the scanning assemblies and photoconductor materials of some arrangements are limitations to increased operating speeds and imaging widths of the devices which may limit throughput.

[0004] At least some aspects of the disclosure are directed towards imaging apparatus and methods of fabricating imaging apparatuses which avoid some of the above-mentioned limitations.

DESCRIPTION OF DRAWINGS

[0005] Figs. 1A-1F are cross-sectional views of different acts of forming a substrate assembly of a printhead according to one embodiment of the disclosure.

[0006] Fig. 2 is a cross-sectional view of a portion of a printhead according to one embodiment of the disclosure.

[0007] Fig. 3 is a cross-sectional view of a portion of a printhead having defects in the form of air gaps.

[0008] Fig. 4 is a flow chart of a method of fabricating a printhead according to one embodiment.

DETAILED DESCRIPTION

[0009] The present disclosure describes printheads and methods of fabricating printheads and printhead substrate assemblies according to some embodiments. The printheads include a plurality of printhead structures in at least one embodiment. In a more specific example, a charge emitting printhead is disclosed which includes a plurality of printhead structures in the form of nozzles which are configured to eject electrons to form latent images upon a suitable imaging member for subsequent development during imaging operations of the printhead. Additional details regarding the example charge emitting printheads are described in U.S. Patent Nos. 4,155,093 and 4,160,257 and U.S. Patent Application Nos. 200603024 and 200700440. These printheads form latent images without use of a scanning assembly in one example. Aspects of the present disclosure may also be applicable to other types of printheads and the fabrication of such printheads.

[0010] Referring to Figs. 1A-1F, a plurality of processing acts for fabricating a substrate assembly of a printhead are shown. Figs. 1A-1F illustrate a fragment 10-10d of the substrate assembly at a plurality of intermediate processing acts. More, less or alternative acts may be used in addition to or in place of the acts shown in Figs. 1A-1F in other embodiments.

[0011] Referring to Fig. 1A, the fragment 10 includes a substrate 12, such as a FR4 board or a glass epoxy substrate in illustrative examples. In one embodiment, the substrate 12 is relatively thin (e.g., 250 microns) and may be conformable to a flat rigid carrier substrate (e.g., an aluminum plate serving structural and thermal purposes in one arrangement) during processing (the carrier substrate is not shown in Figs. 1A-1F).

[0012] In one embodiment, circuitry 13 is formed upon an upper surface of substrate 12. The fragment 10 also includes a via 16 within substrate 12 in the depicted embodiment. In the described example embodiment of fabricating a printhead, circuitry 13 may be referred to as printhead circuitry as described in additional detail below. Circuitry 13 includes a plurality of circuitry protrusions 14

which extend upwardly from an upper surface of substrate 12. In the described example embodiment, circuitry protrusions 14 are conductive traces formed upon the surface of substrate 12 by deposition and etching of a suitable conductor (e.g., copper).

[0013] Circuitry protrusions 14 define a plurality of valleys 15 above the upper surface of substrate 12 and result in the fragment 10 having an uneven upper surface topography as shown. For example, the circuitry protrusions 14 may have heights between 20 – 100 microns in some arrangements (e.g., protrusions 14 formed using ½ oz copper traces may have heights of approximately 17.5 microns which may become larger if plating of vias 16 is also implemented). Furthermore, in some embodiments, the valleys 15 may have relatively large widths (e.g., 0.2 to 10s of mm).

[0014] Referring to Fig. 1B, the fragment 10a has undergone processing to form a via conductor 18 within via 16. In one embodiment, a plating process of a suitable conductor (e.g., copper) is performed to form the via conductor 18. In some arrangements, some of the conductive material may also be deposited upon circuitry protrusions 14 which may further increase the height of the circuitry protrusions 14a of circuitry 13a and further increase the non-uniformity of the surface topography of the fragment 10a.

[0015] Referring to Fig. 1C, a fill material 24 is provided within the valleys 15 intermediate the circuitry protrusions 14 over the surface of the substrate 12 of fragment 10b to form a plurality of fill structures 26. In one example, the fill material 24 is a dielectric material to provide suitable electrical insulation of the circuitry protrusions 14. In more specific examples, the fill material 24 may be a flowable dielectric epoxy resin paste such as PHP-900 available from San-ei Kagaku Co., Ltd. or PP2795 available from Lackwerke Peters GmbH.

[0016] In the example shown in Fig. 1C, a squeegee 20 is utilized to provide the fill material 24 to the substrate 12 to form the fill structures 26. The fill material 24 may be dispensed under pressure through a conduit within a head 21 of the squeegee 20 to the upper surface of the substrate 12. In one embodiment, the squeegee 20 may be moved across the upper surface of the substrate 12 to dispense the fill material 24 into the different valleys 15. A seal 22, such as an o-ring, conforms to variances in the surface topology caused by the circuitry

protrusions 14a and operates to direct the flowable fill material 24 to substantially completely fill the valleys 15 as well as via 16 in one embodiment. The fill material 24 is conformal to the surface of the substrate 12 and the circuitry protrusions 14a in one embodiment. After dispensing, the fill material 24 may be cured (e.g., thermally) to provide solid fill structures 26. In one embodiment, dispensing pressures may be 80-400 kPa and curing may be implemented in an oven or through UV radiation. The valleys 15 may be filled using different methods and apparatus in other embodiments.

[0017] Referring to Fig. 1D, the squeegee 20 has processed the entirety of the upper surface of the fragment 10b. As shown in Fig. 1D, the valleys 15 of Fig. 1B have been individually substantially completely filled by the fill material 24. In some arrangements (e.g., assemblies having relatively large valleys 15), the squeegee 20 may make a plurality of passes to completely fill the valleys 15. In some implementations, different seals 22 having progressively increasing durometer ratings may be used in different passes of the squeegee 20.

[0018] Referring to Fig. 1E, polishing of fragment 10c is shown. In one polishing example, a rotating polishing head 31 is moved across the upper surface of the substrate 12 which includes the circuitry 13a. The polishing operates to remove conductive material of the circuitry protrusions 14a providing circuitry protrusions 14b having substantially planar upper surfaces. The polishing also operates to remove fill material 24 from the fragment 10c. For example, the fill material 24 may be removed from structures 26 (providing structures 26a) as well as the upper surfaces of circuitry protrusions 14a.

[0019] Referring to Fig. 1F, the fragment 10d is shown after the processing of Fig. 1E. In the depicted example, fragment 10d has a substantially planar upper surface 28. In the depicted example, the upper surfaces of circuitry 13b including circuitry protrusions 14b and upper surfaces of the fill structures 26a are substantially co-planar and define the upper surface 28. In the depicted example embodiment, the upper surfaces of the circuitry protrusions 14b and fill structures 26a are outwardly exposed after the polishing. In one example, the substantially planar surface topography includes peaks and valleys which vary less than 1-2 microns.

[0020] In one embodiment where a printhead is being formed, the assembly of Fig. 1F may undergo further processing following the polishing to provide a support layer 30 over surface 28. In one embodiment, the support layer 30 may comprise a liquid dielectric material, such as R21-2615 silicone rubber available from NuSil Technology mixed with a TiO_2 composition having designation MED3-4102 and which is also available from NuSil Technology. In one embodiment, MED3-4102 provides TiO_2 (75% by weight) in a silicone oil which is mixed with the silicone rubber so that the final mixture has a 40% TiO_2 concentration by volume. In one example, the mixture is diluted at a ratio of 1:30 into a solvent (e.g., Xylene) to provide a relatively low viscosity coating. The material may be applied over circuitry 13b by a roller or blade coater to provide a layer having an initial thickness of approximately 40 microns and which is approximately 20-25 microns after evaporation of the solvent and with uniformity of better than 1 micron in one embodiment. Support layer 30 may have a thickness of 10-50 microns in example embodiments.

[0021] In one embodiment, the substrate 12, the circuitry 13b, fill structures 26a, and the support layer 30 may be referred to as a substrate assembly 32. The substrate assembly 32 includes a substantially planar surface 34 defined by the upper surface of layer 30 in one embodiment. In one arrangement, the substrate assembly 32 is solid and void-free. In another embodiment, the substrate assembly 32 includes substrate 12, circuitry 13b and fill structures 26a.

[0022] Referring to Fig. 2, a fragment 36 of a portion of one embodiment of a printhead is shown. The depicted fragment 36 includes a printhead structure 50 in the form of a nozzle in the described example embodiment where the printhead comprises a charge emitting printhead. The nozzle is configured to emit a plurality of electrons to form latent images upon an imaging member (e.g., belt or drum) which may be subsequently developed. A complete printhead typically comprises a plurality of printhead structures 50, such as nozzles, to selectively eject electrons to discharge respective portions of a blanket charge formed upon the imaging member to form the latent images upon the imaging member in one embodiment.

[0023] In the illustrated embodiment, the printhead includes substrate assembly 32 coupled with a printhead assembly 40. In one embodiment where the printhead comprises a charge emitting printhead, the printhead assembly 40

includes a bottom or discharge electrode 44, spacer layer 46, and a top or screen electrode 48 for individual ones of the printhead structures 50 in the form of nozzles.

[0024] In one embodiment, printhead assembly 40 may be processed separately from substrate assembly 32. Additional details regarding fabrication of a printhead assembly 40 according to some arrangements are described in “Printhead Fabrication Methods And Printheads”, listing Napoleon Leoni, Omer Gila, Cary G. Addington, Paul H. McClelland, and Henryk Birecki as inventors, having attorney docket no. PDNO. 200902479, and filed the same day as the present application.

[0025] Following completion of the processing of printhead assembly 40 and the fabrication of the substrate assembly 32 including a substantially planar surface 34, the substrate assembly 32 and printhead assembly 40 may be coupled and bonded with one another in one embodiment.

[0026] In one embodiment, this bonding procedure is in the form of a thermal lamination under a vacuum in which a plurality of bottom electrodes 44 adhere to a partially cured support layer 30. In one more specific embodiment, the support layer 30 of the substrate assembly 32 is partially cured at approximately 105 degrees C for 18 hours. Thereafter, the thermal lamination under vacuum processing may be implemented using pressures of approximately 20-40 kPa at 130 degrees C for approximately 10-20 minutes followed by lamination processing at temperatures of 140 degrees C for approximately 4 minutes in one embodiment.

[0027] Different methods of fabricating a printhead are possible. In another embodiment, the substrate assembly 32 may be formed and layers of the printhead assembly 40 may be subsequently formed upon the substrate assembly 32. In this illustrative example, the bottom electrodes 44 may be attached to the support layer 30 after the partially cured processing of the support layer 30 described above using a room temperature pressure lamination (e.g., approximately 400-600 kPa for approximately 5-20 seconds in one example).

[0028] As mentioned above, the substrate assembly 32 may be void-free in some embodiments which may reduce or eliminate the presence of air breakdowns in relatively high voltage applications as described further below.

[0029] As also mentioned above, some of the circuitry protrusions 14b may comprise circuitry configured to interact with printhead structures 50 to implement imaging operations of the printhead. Accordingly, in one embodiment, at least some of the circuitry protrusions 14b of the substrate assembly 32 may be aligned with the printhead structures 50 of the printhead assembly 40 prior to bonding of the assemblies 32, 40. For example, the circuitry protrusion 14b of Fig. 2 may comprise an RF electrode which is aligned with the printhead structure 50 in one embodiment. In one embodiment, appropriate biasing and control signals may be provided to the discharge and screen electrodes 44, 48 and the RF electrode to cause the emission of electrons from the printhead structure 50. In one more specific example, an RF frequency high voltage (e.g., 3 kV_{pk-pk} at 10 MHz) is applied between the RF electrode and the discharge electrode 44 to provide a micro-plasma in the nozzle of the printhead structure 50 and resulting in the emission of electrons from the nozzle.

[0030] Referring to Fig. 3, an example of a structure having unwanted air gaps 52 is shown. More specifically, air gaps 52 may result from non-uniformities in the upper surface 28a which are greater than any non-uniformities occurring in the substantially planar upper surface 28 described above (e.g., less than 1-2 microns). The existence of the air gaps 52 between fill structures 26b and protrusions 14c and the support layer 42 may result in the generation of unwanted air breakdown in the air gaps 52 which may cause localized heating and failure of support layer 42.

[0031] Referring to Fig. 4, a method of forming a printhead is shown according to one embodiment. Other methods are possible including more, less or alternative acts or acts arranged according to different orders.

[0032] At an Act A10, a plurality of circuitry protrusions are provided upon a substrate. In one example, the circuitry protrusions are formed upon an underlying substrate which may include one or more vias.

[0033] At an Act A12, the one or more vias are plated. Act A12 may be omitted if no vias are present in the substrate.

[0034] At an Act A14, fill material is applied to fill valleys between circuitry protrusions. In one example embodiment, a squeegee is moved across the surface

of the substrate which includes the circuitry protrusions and the squeegee dispenses the fill material.

[0035] At an Act A16, the surface of the substrate is polished to provide a substantially planar upper surface. In one embodiment, the polishing removes conductive material of the circuitry protrusions as well as fill material. Following the polishing, a support layer may be formed and which also includes a substantially planar outer surface.

[0036] Acts A14 and/or A16 may be repeated to achieve a sufficiently planar surface in one embodiment (e.g., uniformity of better than 1 micron in one embodiment).

[0037] At an Act A18, a printhead assembly may be joined with the substrate assembly to form a printhead. In one embodiment, circuit features of the substrate assembly may be aligned with printhead structures of the printhead assembly to form an operable printhead. In other embodiments, the printhead structures may be formed upon the substrate assembly.

[0038] Some example embodiments of the disclosure are described with respect to printheads. The example described methods may be applied to other applications where it may be desired to have a structure with a flat surface and with conductive traces embedded into a dielectric with negligible topography. For example, aspects of the disclosure may be used to fabricate other types of devices, such as capacitive sensors, high voltage devices where air gaps create unwanted breakdowns, and large area sensor arrays.

[0039] At least some aspects of the disclosure provide advantages compared with other conventional arrangements. In one example, other methods may use flat rigid substrates, such as glass or ceramic, and sputtered or evaporated electrodes are formed to attempt to maintain a near flat topography. More specifically, a flat piece of glass or ceramic may be polished, and then a sub-micron layer of a conductor could be deposited (e.g., sputtered) through a near contact mask. Such a method is relatively slow, expensive, precludes use of vias, and is generally not suitable for large scale production compared with aspects of the present disclosure.

[0040] The protection sought is not to be limited to the disclosed embodiments, which are given by way of example only, but instead is to be limited only by the scope of the appended claims.

[0041] Further, aspects herein have been presented for guidance in construction and/or operation of illustrative embodiments of the disclosure. Applicant(s) hereof consider these described illustrative embodiments to also include, disclose and describe further inventive aspects in addition to those explicitly disclosed. For example, the additional inventive aspects may include less, more and/or alternative features than those described in the illustrative embodiments. In more specific examples, Applicants consider the disclosure to include, disclose and describe methods which include less, more and/or alternative steps than those methods explicitly disclosed as well as apparatus which includes less, more and/or alternative structure than the explicitly disclosed structure.

CLAIMS

1. A printhead fabrication method comprising:
providing a substantially planar upper surface 34 of a substrate assembly 32 which comprises circuitry 13, wherein the providing comprises, using a fill material 26, filling a plurality of valleys 15 of the substrate assembly 32 which are defined by a plurality of circuitry protrusions 14 of the circuitry 13; and
after the providing the substantially planar upper surface 34 of the substrate assembly 32, providing a plurality of printhead structures 50 over the substantially planar upper surface 34 of the substrate assembly 32 to form a printhead.
2. The method of claim 1 further comprising forming the circuitry protrusions 14 comprising circuit traces.
3. The method of claim 1 or 2 wherein the providing the printhead structures 50 comprises providing the printhead structures 50 comprising a plurality of nozzles which are configured to emit electrons to form latent images during imaging operations of the printhead.
4. The method of claim 3 further comprising forming at least some of the circuitry protrusions 14 to cause the emission of the electrons from respective ones of the nozzles.
5. The method of claim 1, 2, 3 or 4 further comprising aligning at least some of the circuitry protrusions 14 of the substrate assembly 32 with the printhead structures 50.
6. The method of claim 1, 2, 3, 4 or 5 wherein the filling comprises dispensing the fill material 26 via a squeegee 20.
7. The method of claim 1, 2, 3, 4, 5, or 6 wherein the providing the substantially planar upper surface 34 comprises polishing the upper surface after the filling and before the providing the printhead structures 50.

8. The method of claim 1, 2, 3, 4, 5, 6 or 7 further comprising, before the providing the printhead structures 50, providing a support layer 30 over the circuitry protrusions 14 and the fill material 26 and which comprises the substantially planar upper surface 34 of the substrate assembly 32.

9. The method of claim 8 wherein the providing the support layer 30 comprises depositing and at least partially curing a liquid dielectric material which comprises the substantially planar upper surface 34 of the substrate assembly 32.

10. A printhead substrate assembly 32 fabrication method comprising:
providing printhead circuitry 13 adjacent to a first surface of a substrate 12, wherein the printhead circuitry 13 is configured to interact with a plurality of printhead structures 50 of a printhead assembly 40 during imaging operations using a printhead comprising the substrate assembly 32 and the printhead assembly 40;
providing fill material 26 adjacent to the first surface of the substrate 12; and
using the fill material 26, providing a substantially planar outer surface 34 on a side of the substrate assembly 32 which is adjacent to the first surface of the substrate 12.

11. The method of claim 10 wherein the providing the fill material 26 comprises dispensing the fill material 26 via a squeegee 20 moving adjacent to the first surface of the substrate 12.




12. The method of claim 10 or 11 wherein the providing the substantially planar outer surface 34 comprises polishing the outer surface on the side of the substrate assembly 32 after the flowing.



13. A printhead comprising:
a substrate assembly 32 comprising:
a substrate 12;
circuitry protrusions 14 over an upper surface of the substrate 12;
and
fill material 26 over the upper surface of the substrate 12 to provide a substantially planar upper surface 34 of the substrate assembly 32; and

a printhead assembly 40 coupled with the substrate assembly 32 and which comprises a plurality of printhead structures 50.


14. The printhead of claim 13 wherein at least some of the circuitry protrusions 14 of the substrate assembly 32 are aligned with the printhead structures 50.

15. The printhead of claim 13 or 14 wherein the fill material 26 is conformal to the upper surface of the substrate 12 and the circuitry protrusions 14 of the substrate assembly 32.





3/3



A. CLASSIFICATION OF SUBJECT MATTER***B41J 2/04(2006.01)i, B41J 2/16(2006.01)i, H01L 21/304(2006.01)i, G11B 5/127(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

B41J 2/04; B41J 2/39; B41J 2/41; C25D 1/00; G03G 15/00; H01L 21/4763

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

(Chinese Patents and application for patent)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: fill material, substrate, circuitry protrusion

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5742468 A1 (MATSUMOTO; KAZUYA et al.) 21 April 1998 See figures 1-9 and column 7, line 41 - column 9, line 47.	1-4, 10-15
A	US 6060387 A1 (SHEPELA; ADAM et al.) 09 May 2000 See column 3, lines 37 - 54; abstract and figures 4-5.	1-4, 10-15
A	US 2008-0180510 A1 (FOTLAND RICHARD et al.) 31 July 2008 See abstract, figures 2-6 and paragraphs 17-23.	1-4, 10-15
A	US 6504557 B2 (KOSYACHKOV; ALEXANDER A. et al.) 07 January 2003 See abstract, figure 3 and column 2, line 43 - column 3, line 3.	1-4, 10-15



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 JANUARY 2010 (27.01.2010)

Date of mailing of the international search report

27 JANUARY 2010 (27.01.2010)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu,
Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Kim, Do Weon

Telephone No. 82-42-481-5451



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2009/049948**Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☒ Claims Nos.: 5-9
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/049948

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5742468 A1	21.04.1998	JP 08-123159 A JP 08-129292 A JP 08-132666 A JP 08-169137 A JP 08-258326 A	17.05.1996 21.05.1996 28.05.1996 02.07.1996 08.10.1996
US 6060387 A1	09.05.2000	None	
US 2008-0180510 A1	31.07.2008	EP 2108138 A1 US 7623144 B2 WO 2008-094619 A1	14.10.2009 24.11.2009 07.08.2008
US 6504557 B2	07.01.2003	JP 2003-034049 A US 2002-0180858 A1	04.02.2003 05.12.2002