${\bf (19)}\ World\ Intellectual\ Property\ Organization$

International Bureau





(43) International Publication Date 24 January 2008 (24.01.2008)

(10) International Publication Number WO 2008/010774 A1

(51) International Patent Classification: *H01L 23/12* (2006.01)

(21) International Application Number:

PCT/SG2007/000214

(22) International Filing Date: 20 July 2007 (20.07.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/459,305 21 July 2006 (21.07.2006) US

(71) Applicant (for all designated States except US): STATS CHIPPAC LTD [SG/SG]; 5 Yishun Street 23, Singapore 768442 (SG).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): BYUNG TAI, DO [KR/SG]; 54 Toh Tuck Road, #06-09, Signature Park, Singapore 596745 (SG). HEAP HOE, KUAN [SG/SG]; Blk 210 Yishun Street 21, #10-35, Singapore 760210 (SG).
- (74) Agent: TEO, Celine; Citilegal Llc, 7 Temasek Boulevard, #21-02 Suntec Tower One, Singapore 038987 (SG).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:


- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- of inventorship (Rule 4.17(iv))

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OFFSET STACKED DIE



(57) Abstract: An integrated circuit package system (102) provides a leadframe (106) having a short lead finger (108) and a long lead finger (110). A first die (104) is placed in the leadframe (106). A second die (116) is offset from the first die (104). The offset second die (116) is attached to the first die (104) and the long lead finger (110) with an adhesive (118). The first die (104) is electrically connected to the short lead finger (108). The second die (116) is electrically connected to at least the long lead finger (110) or the short lead finger (108). At least portions of the leadframe (106), the first die (104), and the second die (116) are encapsulated in an encapsulant (126).

INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OFFSET STACKED DIE

TECHNICAL FIELD

The present invention relates generally to semiconductor packages, and more particularly to a system for stacking semiconductor dies.

BACKGROUND ART

The computer industry continually strives toward higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits ("IC's"). As new generations of IC products are released, their functionality increases while the number of components needed to produce them decreases.

Semiconductor devices are constructed from a silicon or gallium arsenide wafer through a process that comprises a number of deposition, masking, diffusion, etching, and implanting steps. Usually, many individual devices are constructed on the same wafer. When the devices are separated into individual rectangular units, each takes the form of an IC die. In order to interface a die with other circuitry, it is common to mount it on a leadframe or on a multi-chip module substrate that is surrounded by a number of lead fingers. Each die has bonding pads that are then individually connected in a wire-bonding operation to the leadframe's lead fingers using extremely fine gold or aluminum wires. The assemblies are then packaged by individually encapsulating them in molded plastic or ceramic bodies.

IC packaging technology has shown an increase in semiconductor chip density (the number of chips mounted on a single circuit board or substrate) that parallels the reduction in the number of components that are needed for a circuit. This results in packaging designs that are more compact, in form factors (the physical size and shape of a device) that are more compact, and in a significant increase in overall IC density. However, IC density continues to be limited by the space available for mounting individual dies on a substrate.

To further condense the packaging of individual devices, multi-chip packages have been developed in which more than one device (such as an IC die) can be included in the same package. Of importance to such complicated packaging designs are considerations of input/output lead count, heat dissipation, matching of thermal expansion and contraction between a motherboard and its attached components, costs of manufacturing, ease of

WO 2008/010774 integration into an automated manufacturing facility, package reliability, and easy adaptability of the package to additional packaging interfaces such as a printed circuit board ("PCB").

In some cases, multi-chip devices can be fabricated faster and more cheaply than a corresponding single IC die that incorporates the same features and functions. Some multi-chip modules consist of a PCB substrate onto which a set of separate IC chip components is directly attached. Other multi-chip modules mount and attach multiple dies on a single leadframe. Following assembly, the multi-chip modules are then encapsulated to prevent damage or contamination. Many such multi-chip modules have greatly increased circuit density and miniaturization, improved signal propagation speed, reduced overall device size and weight, improved performance, and lowered costs — all primary goals of the computer industry.

However, such multi-chip modules can be bulky. IC package density is determined by the area required to mount a die or module on a circuit board. One method to reduce the board size of multi-chip modules is to stack the dies or chips vertically within the module or package. This increases their effective density.

Two of the common die stacking methods are: (a) larger lower die combined with a smaller upper die, and (b) so-called same-size die stacking. With the former, the dies can be very close vertically since the electrical bond pads on the perimeter of the lower die extend beyond the edges of the smaller die on top. With same-size die stacking, the upper and lower dies are spaced more vertically apart to provide sufficient clearance for the wire bonds of the lower die. Then, once the dies are mounted, gold or aluminum bond wires are attached to connect the wire bonding pads on the upper die and on the lower die with the ends of their associated leadframe lead extensions.

Unfortunately, practices for same-size die stacking cause significant limitations in IC package density. Stacking arrangements must leave enough space between the upper die and the lower die for the wires. If the upper die is too close to the lower die, it can damage the lower die wires and cause short circuits. In order to prevent wire damage, some processes include supporting the upper die on separate pillars that hold the dies apart at a greater distance. Unfortunately, however, such pillars require extra components and extra assembly, which causes extra material costs, increases processing times, raises assembly costs, and increases overall product costs.

Thus, despite the advantages of recent developments in semiconductor fabrication and packaging techniques, there is a continuing need for improved packaging designs, systems, and methods to enable increased semiconductor die density in multi-chip same size die packages. In view of the need to increase package efficiency and capacity and to reduce package thicknesses, it is increasingly critical that answers be found to these problems.

Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.

DISCLOSURE OF THE INVENTION

The present invention provides an integrated circuit package system. A leadframe is provided having a short lead finger and a long lead finger. A first die is placed in the leadframe. A second die is offset from the first die. The offset second die is attached to the first die and the long lead finger with an adhesive. The first die is electrically connected to the short lead finger. The second die is electrically connected to the long lead finger. At least portions of the leadframe, the first die, and the second die are encapsulated in an encapsulant.

Certain embodiments of the invention have other advantages in addition to or in place of those mentioned above. The advantages will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a cross sectional view of an integrated circuit package system according to an embodiment of the present invention;
- FIG. 2 is a plan view of the integrated circuit package system at an early stage of manufacture;
- FIG. 3 is a cross sectional view of the structure shown in FIG. 2, taken along line 3-3 therein;
 - FIG. 4 is a view of the structure of FIG. 3 after placement of the first die;
 - FIG. 5 is a view of the structure of FIG. 4 after attachment of the second die;

FIG. 6 is a cross sectional view of the structure shown in FIG. 7, taken along line 6-6 therein, after wire bonding;

- FIG. 7 is a plan view of the structure shown in FIG. 6;
- FIG. 8 is a view of the structure shown in FIG. 6 after encapsulation;
- FIG. 9 is a top view of the integrated circuit package system after encapsulation;
- FIG. 10 is a bottom view of the integrated circuit package system after encapsulation;
- FIG. 11 is a cross sectional view of a supported integrated circuit package system according to an alternate embodiment of the present invention;
 - FIG. 12 is a top view of the supported integrated circuit package system;
 - FIG. 13 is a bottom view of the supported integrated circuit package system;
- FIG. 14 is a cross sectional view of supported integrated circuit package systems stacked on one another;
- FIG. 15 is a cross sectional view of an inverted stacked integrated circuit package system according to an alternate embodiment of the present invention;
- FIG. 16 is a cross sectional view of an integrated circuit package system according to an alternate embodiment of the present invention;
- FIG. 17 is a cross sectional view of an integrated circuit package system with third contact pads according to an alternate embodiment of the present invention;
- FIG. 18 is a cross sectional view of an integrated circuit package system with only first contact pads and third contact pads according to an alternate embodiment of the present invention;
- FIG. 19 is a cross sectional view of a supported integrated circuit package system with alignment slots and alignment posts according to an alternate embodiment of the present invention;
- FIG. 20 is a cross sectional view of supported integrated circuit package systems with alignment slots and alignment posts stacked on one another; and
- FIG. 21 is a flow chart of a system for an integrated circuit package system in accordance with an embodiment of the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be

evident based on the present disclosure, and that process or mechanical changes may be made without departing from the scope of the present invention.

In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the device are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown exaggerated in the drawing FIGs. Similarly, although the views in the drawings for ease of description generally show similar orientations, this depiction in the FIGs. is arbitrary for the most part. Generally, the invention can be operated in any orientation.

For expository purposes, the term "horizontal" as used herein is defined as a plane parallel to the plane or surface of the leadframe, regardless of its orientation. The term "vertical" refers to a direction perpendicular to the horizontal as just defined. Terms, such as "on", "above", "below", "bottom", "top", "side" (as in "sidewall"), "higher", "lower", "upper", "over", and "under", are defined with respect to the horizontal plane. The term "processing" as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a described structure.

Referring now to FIG. 1, therein is shown a cross sectional view of an integrated circuit package system 102 in accordance with an embodiment of the present invention. The integrated circuit package system 102 includes a first die 104 in a leadframe 106. The leadframe 106 has short lead fingers 108 and long lead fingers 110 on opposite sides of the first die 104. The short lead fingers 108 are shorter than the long lead fingers 110 and vice versa. The first die 104 has first contact pads 112 that are aligned to the short lead fingers 108. The first contact pads 112 electrically connect to the short lead fingers 108 with first wires 114. A second die 116 is attached to the top of the first die 104 and the long lead fingers 110 with an adhesive 118. The second die 116 is offset from the first die 104 and is the same size or nearly the same size as the first die 104. The second die 116 rests on a distal portion 120 of the long lead fingers 110 and does not cover the first contact pads 112. The second die 116 has second contact pads 122 that are aligned to the long lead fingers 110. The second contact pads 122 electrically connect to the long lead fingers 110 with second wires

124. An encapsulant 126 encapsulates portions of the first die 104, portions of the leadframe 106, the second die 116, the first wires 114, and the second wires 124.

Typically, techniques for same size die stacking involve separating dies vertically for access to contact pads and wire bonding. It has been unexpectedly discovered that offsetting the second die 116 from the first die 104 and resting the second die 116 on the distal portion 120 of the long lead fingers 110 reduces the vertical size of the integrated circuit package system 102 and reduces process steps. By offsetting the second die 116 from the first die 104, the dies may be directly stacked on each other and access remains to the first contact pads 112 for electrical connection to the short lead fingers 108. Furthermore, by resting the second die 116 on the distal portion 120 of the long lead fingers 110, the long lead fingers 110 provide support to the second die 116, allowing simultaneous wire bonding of the first die 104 and the second die 116. Thus by eliminating the need to separate the dies vertically for electrical connection access and support for wire bonding, the integrated circuit package system 102 achieves a smaller size with fewer manufacturing steps then systems using such processes.

Referring now to FIG. 2, therein is shown a plan view of the integrated circuit package system 102 in an early stage of manufacture. Processing has formed the leadframe 106. On opposite sides of the leadframe 106 are the long lead fingers 110 and the short lead fingers 108.

Referring now to FIG. 3, therein is shown a cross sectional view of the structure shown in FIG. 2, taken along line 3-3 therein.

Referring now to FIG. 4, therein is shown a view of the structure of FIG. 3, after further processing. The first die 104 has been placed within the leadframe 106 such that the first contact pads 112 are aligned with the short lead fingers 108. A coverlay 402 may optionally be used to support and secure the integrated circuit package system 102 during manufacture.

Referring now to FIG. 5, therein is shown a view of the structure of FIG. 4, after further processing. The second die 116 is attached to the top of the first die 104 and the distal portion 120 of the long lead fingers 110 with the adhesive 118 such that the second contact pads 122 are aligned with the long lead fingers 110. In this embodiment, the second die 116 is substantially the same size as the first die 104 and is offset from the first die 104. The long lead fingers 110 and the first die 104 provide support for the second die 116. Furthermore, the first contact pads 112 are left uncovered, thus allowing access for wire bonding.

Referring now to FIG. 6, therein is shown a cross sectional view of the structure shown in FIG. 7, taken along line 6-6 therein, after further processing. The first wires 114 electrically connect the first contact pads 112 on the first die 104 to the short lead fingers 108. In addition, the second wires 124 electrically connect the second contact pads 122 on the second die 116 to the long lead fingers 110.

Referring now to FIG. 7, therein is shown a plan view of the structure shown in FIG. 6.

Referring now to FIG. 8, therein is shown a view of the structure shown in FIG. 6 after completed processing. The encapsulant 126 encapsulates portions of the first die 104, portions of the leadframe 106, the second die 116, the first wires 114, and the second wires 124. In addition, the coverlay 402 (FIG. 4), when used, has been removed. Thus, the bottom of the first die 104 and the bottoms of the long lead fingers 110 and the short lead fingers 108 are left exposed. These exposed portions aid in heat removal and electrical connections to larger systems.

Referring now to FIG. 9, therein is shown a top view of the integrated circuit package system 102 after completed processing.

Referring now to FIG. 10, therein is shown a bottom view of the integrated circuit package system 102 after completed processing.

Referring now to FIG. 11, therein is shown a cross sectional view of a supported integrated circuit package system 1102 according to an alternate embodiment of the present invention. The supported integrated circuit package system 1102 includes a first die 1104 in a leadframe 1106. The leadframe 1106 has short lead fingers 1108 and long lead fingers 1110 on opposite sides of the first die 1104. In addition, the leadframe 1106 has supports 1128 on the ends of the short lead fingers 1108 and the long lead fingers 1110, opposite the first die 1104. The first die 1104 has first contact pads 1112 that electrically connect to the short lead fingers 1108 with first wires 1114. A second die 1116 is attached to the top of the first die 1104 and the long lead fingers 1110 with an adhesive 1118. The second die 1116 is offset from the first die 1104 and is the same size or nearly the same size as the first die 1104. The second die 1116 rests on a distal portion 1120 of the long lead fingers 1110 and does not cover the first contact pads 1112. The second die 1116 has second contact pads 1122 that electrically connect to the long lead fingers 1110 with second wires 1124. An encapsulant 1126 encapsulates portions of the first die 1104, portions of the leadframe 1106, the second die 1116, the first wires 1114, and the second wires 1124.

WO 2008/010774
The supported integrated circuit package system 1102 has the PCT/SG2007/000214 integrated circuit package system 102 (FIG. 1). In addition, the supports 1128 allow multiple supported integrated circuit package systems 1102 to be stacked (see FIG. 14).

Referring now to FIG. 12, therein is shown a top view of the supported integrated circuit package system 1102.

Referring now to FIG. 13, therein is shown a bottom view of the supported integrated circuit package system 1102.

Referring now to FIG. 14, therein is shown a cross sectional view of supported integrated circuit package system 1102 and a second supported integrated circuit package system 1402 stacked on one another.

Referring now to FIG. 15, therein is shown a cross sectional view of an inverted stacked integrated circuit package system 1502 according to an alternate embodiment of the present invention. In this embodiment, a top supported integrated circuit package system 1530 is inverted and placed on a bottom supported integrated circuit package system 1532. Thus, the first dies 1104 are left exposed, improving heat removal.

Referring now to FIG. 16, therein is shown a cross sectional view of an integrated circuit package system 1602 according to an alternate embodiment of the present invention. The integrated circuit package system 1602 includes a first die 1604 in a leadframe 1606. The leadframe 1606 has short lead fingers 1608 and long lead fingers 1610 on opposite sides of the first die 1604. The first die 1604 has first contact pads 1612 that electrically connect to the short lead fingers 1608 with first wires 1614. A second die 1616 is attached to the top of the first die 1604 and the long lead fingers 1610 with an adhesive 1618. The second die 1616 is offset from the first die 1604 and is significantly larger than the first die 1604. The second die 1616 rests on a significant portion 1620 of the long lead fingers 1610 and does not cover the first contact pads 1612. The second die 1616 has second contact pads 1622 that electrically connect to the long lead fingers 1610 with second wires 1624. An encapsulant 1626 encapsulates portions of the first die 1604, portions of the leadframe 1606, the second die 1616, the first wires 1614, and the second wires 1624.

The integrated circuit package system 1602 has the advantages of the integrated circuit package system 102 (FIG. 1). In addition, the significant portion 1620 provides increased support for wire bonding of the second die 1616.

Referring now to FIG. 17, therein is shown a cross sectional view of an integrated circuit package system 1702 according to an alternate embodiment of the present invention.

The integrated circuit package system 1702 is the same as the integrated circuit package system 102 (FIG. 1) with the addition of third contact pads 1734 on the second die 116. The third contact pads 1734 are located on the same side of the second die 116 as the first contact pads 112 on the first die 104. Third wires 1736 electrically connect the third contact pads 1734 to the short lead fingers 108.

Referring now to FIG. 18, therein is shown a cross sectional view of an integrated circuit package system 1802 according to an alternate embodiment of the present invention. The integrated circuit package system 1802 is the same as the integrated circuit package system 1702 (FIG. 17) except that there are only the first contact pads 112 and the third contact pads 1734.

Referring now to FIG. 19, therein is shown a cross sectional view of a notched integrated circuit package system 1902 according to an alternate embodiment of the present invention. The notched integrated circuit package system 1902 is the same as the supported integrated circuit package system 1102 (FIG. 11) with the addition of alignment slots 1938 and alignment posts 1940. The alignment slots 1938 and the alignment posts 1940 assist aligning of multiple notched integrated circuit package systems 1902 during package stacking (see FIG. 20).

Referring now to FIG. 20, therein is shown a cross sectional view of notched integrated circuit package system 1902 and a second notched integrated circuit package system 2002 stacked on one another by the alignment slots 1938 (FIG. 19) and the alignment posts 1940 (FIG. 19).

Referring now to FIG. 21, therein is shown a flow chart of an integrated circuit package system 2100 in accordance with an embodiment of the present invention. The integrated circuit package system 2100 includes providing a leadframe having a short lead finger and a long lead finger in a block 2102; placing a first die in the leadframe in a block 2104; offsetting a second die from the first die in a block 2106; attaching the offset second die to the first die and the long lead finger with an adhesive in a block 2108; electrically connecting the first die to the short lead finger in a block 2110; electrically connecting the second die to at least the long lead finger or the short lead finger in a block 2112; and encapsulating at least portions of the leadframe, the first die, and the second die in an encapsulant in a block 2114.

Thus, it has been discovered that the integrated circuit package system of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities,

and functional advantages for reducing the size and increasing the density in multi-chip same size die packages. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.

While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations that fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

What is claimed is:

1. An integrated circuit package system (102), comprising:

providing a leadframe (106) having a short lead finger (108) and a long lead finger (110);

placing a first die (104) in the leadframe (106);

offsetting a second die (116) from the first die (104);

attaching the offset second die (116) to the first die (104) and the long lead finger (110) with an adhesive (118);

electrically connecting the first die (104) to the short lead finger (108);

electrically connecting the second die (116) to at least the long lead finger (110) or the short lead finger (108); and

encapsulating at least portions of the leadframe (106), the first die (104), and the second die (116) in an encapsulant (126).

2. The system of claim 1 wherein:

providing the leadframe (106) further comprises providing the leadframe (106) having supports (1128); and

encapsulating the leadframe (106), the first die (104), and the second die (116) in an encapsulant (126) further comprises forming a supported package (1102); and further comprising:

providing a second supported package (1402); and

stacking the second supported package (1402) on the supported package (1102).

3. The system of claim 1 wherein:

providing the leadframe (106) further comprises providing the leadframe (106) having supports; and

encapsulating the leadframe (106), the first die (104), and the second die (116) in an encapsulant (126) further comprises forming a supported package (1532); and further comprising:

providing a second supported package (1530);

inverting the second supported package (1530); and

stacking the inverted second supported package (1530) on the supported package (1532).

4. The system of claim 1 wherein offsetting a second die (116) further comprises offsetting the second die (116) that is larger than the first die (104).

- 5. The system of claim 1 further comprising electrically connecting the second die (116) to the short lead finger (108) and the long lead finger (110).
 - 6. An integrated circuit package system (102), comprising:
 - a leadframe (106) having a short lead finger (108) and a long lead finger (110);
 - a first die (104) in the leadframe (106) and electrically connected to the short lead finger (108);
 - a second die (116) offset from the first die (104) and electrically connected to at least the long lead finger (110) or the short lead finger (108);
 - an adhesive (118) attaching the second die (116) to the first die (104) and the long lead finger (110); and
 - an encapsulant (126) encapsulating at least portions of the leadframe (106), the first die (104), and the second die (116).
 - 7. The system of claim 6 wherein:
 - the leadframe (106) further comprises supports forming a supported package (1102); and


further comprising:


- a second supported package (1402) stacked on the supported package (1102).
- 8. The system of claim 6 wherein:
- the leadframe (106) further comprises supports forming a supported package (1532); and

further comprising:

- a second supported package (1530) that is inverted and stacked on the supported package (1532).
- 9. The system of claim 6 wherein the second die (116) is larger than the first die (104).
 - 10. The system of claim 6 further comprising:
 - a first wire (114) electrically connecting the first die (104) to the short lead finger (108);
 - a second wire (124) electrically connecting the second die (116) to the long lead finger (110); and

WO 2008/010774
a third wire (1736) electrically connecting the second die (116) to the short lead finger (108).









FIG. 4






FIG. 9







FIG. 10







6/6




FIG. 21

International application No. **PCT/SG2007/000214**

A. CLASSIFICATION OF SUBJECT MATTER

H01L 23/12(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8: H01L 23/12

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean Utility models and applications for Utility models since 1975.

Japanese Utility models and applications for Utility models since 1975.

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) e-KIPASS (KIPO internal); package, stack, offset, lead-frame

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
	LIC 5 790 025 A (IDM) 14 I.J. 1009		
Α	US 5,780,925 A (IBM) 14 Jul. 1998 see abstract, claims 1~11, Figs. 1~13	1~10	
	US 2005-29645 A1 (L. E. Mess, et. al.) 10 Feb. 2005		
Α	see abstract, claims 1~110, Figs. 1~29	1 ~ 10	
A	US 2005-212144 A1 (W. L. Rugg, et. al.) 29 Sep. 2005 see abstract, claims 1~28, Figs. 4~7	1~10	
	US 5,612,570 A (F. K. Eide, et. al.) 18 Mar. 1997		
A	see abstract, claims 1~18, Figs. 1~12	1~10	

Further documents are listed in the continuation of I

See patent family annex.

- * Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- 'E" earlier application or patent but published on or after the international filing date
- L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of mailing of the international search report

Date of the actual completion of the international search

30 OCTOBER 2007 (30.10.2007)

40 0 CEODED 400 (40 40

30 OCTOBER 2007 (30.10.2007)

Name and mailing address of the ISA/KR



Korean Intellectual Property Office 920 Dunsan-dong, Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

BAK, Jun yung

Telephone No. 82-42-481-5729



INTERNATIONAL SEARCH REPORT

International application No.

Information on patent family members			PCT/SG2007/000214	
Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
US 5,780,925 A	14.07.1998	None		
US 2005-029645 A1	10.02.2005	US 2007-065987 A	22.03.2007	
US 2005-212144 A1	29.09.2005	None		
US 5,612,570 A	18.03.1997	AU 5388996 A1 WO 96-32745 A1	30.10.1996 17.10.1996	