# **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5: G01R 31/02

**A1** 

(11) International Publication Number:

WO 95/02196

(43) International Publication Date:

19 January 1995 (19.01.95)

(21) International Application Number:

PCT/US94/07662

(22) International Filing Date:

7 July 1994 (07.07.94)

(81) Designated States: CA, CN, JP, KR, RU, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(30) Priority Data:

08/089,752

9 July 1993 (09.07.93)

**Published** 

(71) Applicant: AEHR TEST SYSTEMS, INC. [US/US]; 1667 Plymouth Street, Mountain View, CA 94043 (US).

(72) Inventors: POSEDEL, Rhea; 1736 Terrace Drive, Belmont, CA 94002 (US). LAPE, Larry; 502 Rozelle, Sugarland, TX 77478 (US). WRENN, James; 239 Santa Rita Avenue, Palo Alto, CA 94301 (US).


(74) Agents: HIGGINS, Willis, E. et al.; Cooley Godward Castro Huddleson & Tatum, 4th floor, Five Palo Alto Square, Palo Alto, CA 94306-2155 (US).

With international search report.

(54) Title: REUSABLE DIE CARRIER FOR BURN-IN AND BURN-IN PROCESS

#### (57) Abstract

A reusable carrier (10) for temporarily holding an integrated circuit (12) during burn-in and electrical test includes a base (14) and a lid (16) attached to the base (14) by hinges (18). A flexible substrate (19) is attached to the base (14) with a suitable adhesive. Alignment posts (20) have tapered surfaces (22) that engage corners (24) of the integrated circuit (12). For burn-in, the temporary package (10) containing the integrated circuit die (12) is now loaded into a socket (48) on a burn-in board (50), which is then loaded into a burn-in system, where otherwise standard burn-in is performed.



# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	TE	Ireland	NZ	New Zealand
BJ	Benin	ΓΓ	Italy	PL	Poland
BR	Brazil	JР	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	Prance	MN	Mongolia	VN	Viet Nam
GA	Gabon			***	

1

# REUSABLE DIE CARRIER FOR BURN-IN AND BURN-IN PROCESS

5

15

20

25

#### **INTRODUCTION**

#### **Technical Field**

## 10 Background

- 1. Field of the Invention: The present invention relates generally to a fixture and process for use during evaluation of integrated circuits and other semiconductor devices. More particularly, it relates to a reusable carrier for temporarily holding a semiconductor device as an unpackaged die while the semiconductor device is tested and/or burned in and to a burn-in and/or electrical test process using a reusable carrier.
- 2. Description of the Prior Art: When fabrication of integrated circuits and other semiconductor devices, such as discrete power transistors, has been completed, the semiconductor devices are subjected to burn-in and electrical test in order to identify and eliminate defective semiconductor devices before shipment to a customer. The term "burn-in" relates to a procedure in which the semiconductor devices are exercised at a controlled temperature, typically an elevated temperature in an oven, and certain operating electrical bias and/or signals are supplied to the semiconductor devices while they are at the elevated temperature. The use of the elevated temperature accelerates stress to which the devices are subjected during burn-in, so that marginal devices that would otherwise fail shortly after being placed in service fail during burn-in and are eliminated before shipping. In electrical test, a more complete set of operating electrical bias and signals are supplied to the device to provide a thorough evaluation of its functions.

30

As presently practiced, both burn-in and complete electrical test are not carried out until the semiconductor devices have been assembled in packages as they will be inserted in circuit boards. For burn-in, the packaged devices are temporarily inserted in sockets of special burn-in boards which include circuit traces for

5

10

15

25

30

contacting a sufficient number of contact pins or pads on the packages to provide the operating electrical bias and/or signals used during burn-in. In some burn-in applications, contact needs to be made only to a limited number of pins or pads of a packaged integrated circuit. For electrical test to verify performance, the integrated circuit is removed from the burn-in board and placed in a test fixture that will allow electrical contact to all of the pins or pads of the packaged integrated circuit.

When a packaged integrated circuit is found to be defective during burn-in or electrical test, it must be scrapped. In addition to the defective die, the integrated circuit package itself must be discarded. For many years, it has therefore been desired to carry out the testing and burn-in of integrated circuits at the die level, before being packaged. Also, the advent of multi-chip modules (MCMs) has led to a new requirement for actually shipping devices in die form for assembly of several die into an MCM. The die must be tested and burned in before assembly into the MCM, since MCMs are difficult and expensive to repair. While many proposals to do this have been made, they have not achieved general use. A significant factor preventing burn-in and/or electrical test at the die level has been the lack of a fixture for carrying and protecting the die during burn-in and/or electrical test that will meet the stringent requirements for such a carrier.

#### 20 SUMMARY OF THE INVENTION

Accordingly, it is an object of this invention to provide a novel reusable carrier for temporarily holding a semiconductor die.

It is another object of the invention to provide such a reusable carrier for temporarily holding a semiconductor die for burn-in that is also suitable for use in electrical test of the semiconductor die.

It is still another object of the invention to provide a process using a reusable carrier for burn-in evaluation of a semiconductor die.

It is yet another object of the invention to provide such a process in which the reusable carrier is further used for electrical test of the semiconductor die.

It is a further object of the invention to provide such a reusable carrier for temporarily holding a semiconductor die that can be used with conventional burn-in systems and burn-in boards in the process.

3

It is still another object of the invention to provide such a reusable carrier for temporarily holding a semiconductor die that can readily be provided in different sizes for different size die and different numbers of pins.

It is yet another object of the invention to provide such a reusable carrier for temporarily holding a semiconductor die in which the semiconductor die can be environmentally protected.

5

10

15

20

25

30

The attainment of these and related objects may be achieved through use of the novel reusable die carrier and burn-in process herein disclosed. A reusable die carrier in accordance with this invention has a base having a plurality of carrier contacts for electrical connection of the semiconductor die external of the reusable carrier. A plurality of electrically conductive traces on the base have first ends connected to the peripheral contacts and have second ends positioned to engage die contacts on the semiconductor die. A means on the base positions the semiconductor die with the die contacts engaging the second ends of the plurality of electrically conductive traces. A lid is configured for removable positioning over the base to cover the semiconductor die. A means fastens the lid in position over the base.

A process in accordance with the invention for burn-in of an unpackaged semiconductor die includes providing a reusable carrier for the semiconductor die having a plurality of contacts on the carrier. The semiconductor die is inserted in the reusable carrier. The semiconductor die is heated to an elevated temperature. Burn-in input electrical bias and, optionally signals, are supplied from a source external of the reusable carrier to at least some of the contacts and through the reusable carrier to the semiconductor die. Burn-in output electrical signals in response to the burn-in input electrical signals, if supplied, are received from the semiconductor die and through the reusable carrier from at least some of the plurality of contacts. The burn-in output electrical signals are evaluated to categorize the semiconductor die as good or defective.

The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:

PCT/US94/07662

10

15

20

25

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is an exploded perspective view of a reusable carrier in accordance with the invention for temporarily holding a semiconductor die.

Figure 2 is a cross section view of the reusable carrier for temporarily holding a semiconductor die of Figure 1 in assembled form, ready for use.

Figure 3 is a plan view of the reusable carrier for temporarily holding a semiconductor die of Figures 1-2.

Figure 4 is a cross section view of the reusable carrier for temporarily holding a semiconductor die similar to Figure 2, but with the carrier in an open position.

Figure 5 is a cross section view similar to Figure 2, but of a second embodiment of a reusable carrier in accordance with the invention for temporarily holding a semiconductor die.

Figure 6 is a plan view similar to Figure 3, but of the Figure 5 embodiment of the reusable carrier for temporarily holding a semiconductor die.

Figure 6A is a plan view of a portion of the reusable carrier of Figures 5-6. Figure 6B is a cross section view of area 6B in Figure 6A.

Figure 7 is a plan view of a third embodiment of a reusable carrier in accordance with the invention for temporarily holding a semiconductor die.

Figure 8 is a plan view of the reusable carrier of Figure 7 in use with a test fixture.

Figure 9 is a cross section view, taken along the line 9-9 in Figure 8.

Figure 10 is a plan view of a portion of another embodiment of a reusable carrier in accordance with the invention.

Figure 11 is a side view of the die carrier portion shown in Figure 10.

## DETAILED DESCRIPTION OF THE INVENTION

Turning now to the drawings, more particularly to Figures 1-4, there is shown a reusable carrier 10 for temporarily holding an integrated circuit 12 during burn-in and/or electrical test. The reusable carrier 10 includes a base 14 and a lid 16 attached to the base 14 by hinges 18. A flexible substrate 19, formed from a

5

10

15

20

25

30

5

suitable polymeric material, e.g. polyimide, is attached to the base 14 with a suitable adhesive. Four alignment posts 20 have tapered surfaces 22 that engage corners 24 of the integrated circuit 12 to position the integrated circuit 12 precisely on upper surface 26 of the substrate 19. A spring-loaded latch 28 engages projection 30 in aperture 32 of the base 14 to hold the lid 16 closed over the integrated circuit 12. Electrically conductive traces 34 on the surface 26 have contact bumps (not shown) which engage contact pads (not shown) on the circuit 12 to connect the integrated circuit 12 to peripheral contact pads 38 around edges 40 of the substrate 19. The bumps could alternatively be provided on the circuit 12, rather than on the traces 34. A spring 42 engages upper surface 43 of the circuit 12 (which comprises the back side of the integrated circuit 12) when the lid 16 is in its closed position over the integrated circuit 12, to provide a biasing force to urge the contact pads against the conductive traces 34 with sufficient force to insure a reliable electrical connection. A thin layer of rubber or other suitable compliant material may be provided between the flexible substrate 19 and the base 14 in order to even out the force between the contact pads and the bumps on the conductive traces 34. A vacuum port 46 is provided through the base 14, substrate 19 and compliant material to permit application of a vacuum to hold the integrated circuit 12 in place on the substrate 19. In practice, the substrate 19 is desirably a commercially available substrate, available from several manufacturers using different technologies. For example, the substrate could be an ASMAT substrate, obtainable from Nitto Denko.

The reusable carrier 10 is reasonably environmentally protected, so that the unpackaged integrated circuit 12 no longer needs to be handled in a clean room environment. The reusable carrier 10 can now be used in standard burn-in or test systems.

For burn-in, the temporary package 10 containing the integrated circuit die 12 is now loaded into a socket 48 on a burn-in board 50, which is then loaded into a burn-in system, where otherwise standard burn-in is performed. The pads 38 of the substrate 19, now part of the temporary package 10, contact leads 52 of the burn-in socket 48. As is conventional, burn-in may be carried out with the application of no more than an operating potential to the integrated circuit, with the application of both operating potential and operating signals supplied to exercise the integrated circuit 12, or with the application of both operating potential and operating signals

6

and the sensing of output signals from the integrated circuit 12 during burn-in.

Figures 5-6B show another reusable carrier 60 for use with a memory integrated circuit 62. Tapered alignment posts 64 are positioned to receive the different shaped integrated circuit 62 in a precise position so that its contact pads will engage contact bumps on substrate 70. As in the Figures 1-4 embodiment, electrically conductive copper traces 72 on flexible polyimide substrate 70 have contact bumps 74 which engage contact pads on the circuit 62 to connect the integrated circuit 62 to peripheral contact pads 68 around edges 77 of the substrate 70. Other than as shown and described, the construction and operation of the Figures 5-6B embodiment of the invention is the same as that of the Figures 1-4 embodiment.

5

10

15

20

25

30

Figure 7 shows a reusable carrier 80 having additional contact pads 82 on substrate 84 for testing. For test, which often requires more contacts than burn-in, the reusable carrier 80 is loaded into a probe card 86 (Figures 8-9) in a tester (not shown). The probe card 86 has a plurality of conductive traces 88 on an epoxy or polyimide board 89, each connected to a probe tip 90 for contacting the additional pads 82 for testing and to a tester connection 92. For clarity, only twelve traces 88 are shown. In practice, an actual probe card might contain hundreds of conductive traces 88 and probe tips 90. Additional pads 82 are connected to an integrated circuit under test by conductive traces 93 on substrate 84 and are used for the additional contacts needed for test. This construction of the substrate 84 allows the socket 48 (Figure 1) used for burn-in to have significantly fewer pins than would otherwise be needed for test, saving cost in burn-in, since typically thousands of times more burn-in sockets than probe cards are required. The electrical test is carried out either prior to or after burn-in.

Figures 10-11 show part of a die carrier 100, in which a combination of fixed posts 102 and springs 104 provide an alignment mechanism for the die carrier. The posts 102 and springs 104 are attached to base 106 and extend through flexible substrate 108. The fixed posts 102 fix the location of two adjacent sides 110 and 112 of die 114, assuring that the die is properly positioned on the substrate 108. A taper 116 at the base of the posts 102 holds down the two adjacent sides 110 and 112 when the die 114 is pressed against the posts 102. The pressure to hold the die 114 against the posts 102 is supplied by the two springs 104, which are shaped also

7

to supply a slight downward pressure on the two edges 118 of the die in contact with the springs 104. This downward pressure on the die 114 holds it in place as a die positioning mechanism (not shown) releases it and pulls away from the die 114, overcoming any electrostatic or molecular attraction between the die and the positioning mechanism. This pressure serves the same function of holding the die 114 in place when the carrier lid (not shown) is opened after the burn-in or test. Other than as shown and described, the construction and operation of the Figures 10-11 embodiment of the invention is the same as that of the Figures 1-6B embodiments.

10

15

20

5

It should now be readily apparent that a novel reusable die carrier for burn-in and burn-in process capable of achieving the stated objects of the invention has been provided. The reusable carrier temporarily holds a semiconductor die. In one form, the reusable carrier temporarily holds a semiconductor die for burn-in and is also suitable for use in electrical test of the semiconductor die. This form of the invention provides a substantial savings for burn-in sockets where only a limited number of pins are required for burn-in sockets, since extra contact pads can be provided in the reusable carrier for contacting an integrated circuit in the carrier for test. The process uses the reusable carrier for burn-in evaluation of a semiconductor die, and optionally for electrical test of the semiconductor die. The reusable carrier can be used with conventional burn-in systems and burn-in boards in the process. The reusable carrier can readily be provided in different sizes for different size die and different numbers of pins. One socket design on a burn-in board might be used with a variety of integrated circuit die in the die carrier by substrate redesign. The proper direction of signals to the different integrated circuit die can be accomplished by the use of different substrates in the die carrier. This capability means that it is possible to move toward a universal burn-in board. In the reusable carrier the semiconductor die is environmentally protected.

25

30

It should further be apparent to those skilled in the art that various changes in form and details of the invention as shown and described may be made. It is intended that such changes be included within the spirit and scope of the claims appended hereto.

#### WHAT IS CLAIMED IS:

- 1. A reusable carrier for a semiconductor die, which comprises a base having a plurality of carrier contacts for electrical connection of the semiconductor die external of said reusable carrier, a plurality of electrically conductive traces on said base, having first ends connected to said peripheral contacts and having second ends positioned to engage die contacts on the semiconductor die, means on said base for positioning the semiconductor die with the die contacts engaging the second ends of said plurality of electrically conductive traces, a lid configured for removable positioning over said base to cover the semiconductor die, and means for fastening said lid in position over said base.
- 2. The reusable carrier for a semiconductor die of claim 1 in which said base comprises a rigid member having an upper surface and a flexible substrate for the semiconductor die attached over the upper surface.
  - 3. The reusable carrier for a semiconductor die of claim 2 in which said reusable carrier additionally comprises a layer of resilient compliant material between said flexible substrate and said base.

20

30

15

5

10

- 4. The reusable carrier for a semiconductor die of claim 1 in which said lid is attached to said base by at least one hinge.
- 5. The reusable carrier for a semiconductor die of claim 4 in which said
  means for fastening said lid in position over said base comprises a latch configured
  for holding engagement of said base.
  - 6. The reusable carrier for a semiconductor die of claim 1 in which said means for positioning the semiconductor die comprises a plurality of alignment posts each having an inclined portion for engaging a portion of the semiconductor die.
  - 7. The reusable carrier for a semiconductor die of claim 1 additionally comprising a vacuum port extending through said base to engage the semiconductor

9

die when the semiconductor die is in said means for positioning the semiconductor die.

- 8. The reusable carrier for a semiconductor die of claim 1 additionally comprising a means on said lid for biasing the semiconductor die against the second ends of said plurality of electrically conductive traces.
  - 9. The reusable carrier for a semiconductor die of claim 8 in which said lid has an inner surface and said means for biasing the semiconductor die against the second ends of said plurality of electrically conductive traces comprises a spring attached to the inner surface of said lid.
  - 10. The reusable carrier for a semiconductor die of claim 1 in which said plurality of electrically conductive traces are configured to engage the die contacts of an integrated circuit as the semiconductor die.
  - 11. The reusable carrier for a semiconductor die of claim 10 further comprising an additional plurality of electrically conductive traces on said base, said additional plurality of electrically conductive traces having first ends connected to a plurality of test contacts and second ends positioned to engage additional die contacts on the semiconductor die.
  - 12. In a reusable carrier for a semiconductor die, said reusable carrier having a base on which the semiconductor die is mounted and a first plurality of burn-in electrical contacts on said base for making electrical connection to the semiconductor die external of said carrier for burn-in of the semiconductor die, the improvement comprising a second plurality of test electrical contacts on said base for making electrical connection to the semiconductor die for electrical test of the semiconductor die.

30

5

10

15

20

25

13. The reusable carrier for a semiconductor die of claim 12 in which said base comprises a rigid member having an upper surface and a flexible substrate for the semiconductor die attached over the upper surface, with said first plurality of

burn-in electrical contacts and said second plurality of test electrical contacts being on said flexible substrate.

- 14. A process for burn-in of an unpackaged semiconductor die, which comprises providing a reusable carrier for the semiconductor die having a plurality of contacts on the carrier, inserting the semiconductor die in the reusable carrier, establishing the semiconductor die at a desired temperature, supplying a burn-in electrical input from a source external of the reusable carrier to at least some of the contacts and through the reusable carrier to the semiconductor die, maintaining the semiconductor die at the desired temperature during burn-in, and removing the semiconductor die from the reusable carrier after burn-in.
- 15. The process of claim 14 in which the burn-in electrical input includes operating input signals for the semiconductor die.

15

5

10

16. The process of claim 15 additionally comprising receiving burn-in output electrical signals in response to the burn-in input electrical signals from the semiconductor die and through the reusable carrier from at least some of the plurality of contacts, and evaluating the burn-in output electrical signals to categorize the semiconductor die as good or defective.

20

17. The process of claim 16 additionally comprising the steps of removing the semiconductor die categorized as good from the reusable carrier and packaging the semiconductor die in a semiconductor die package.

25

30

18. The process of claim 14 additionally comprising the steps of supplying electrical test input electrical signals from a source external of the reusable carrier to at least some of the contacts and through the reusable carrier to the semiconductor die, receiving electrical test output electrical signals in response to the electrical test input electrical signals from the semiconductor die and through the reusable carrier from at least some of the plurality of contacts, and evaluating the electrical test output electrical signals to categorize the semiconductor die as good or defective.

11

19. The process of claim 18 additionally comprising the steps of removing the semiconductor die categorized as good from the reusable carrier and packaging the semiconductor die in a semiconductor die package.

5


20. The process of claim 18 in which the steps of supplying electrical test input signals, receiving electrical test output signals and evaluating the electrical test output electrical signals are carried out after inserting the semiconductor die in the reusable carrier and prior to burn-in.

10


21. The process of claim 20 in which the steps of supplying electrical test input signals, receiving electrical test output signals and evaluating the electrical test output electrical signals are repeated after burn-in.

15


- 22. The process of claim 18 in which the steps of supplying electrical test input signals, receiving electrical test output signals and evaluating the electrical test output electrical signals are repeated after burn-in.
- 23. The process of claim 14, 15, 16, 17, 18, 19, 20, 21 or 22 in which the semiconductor die is an integrated circuit.




WO 95/02196




WO 95/02196



4/8





SUBSTITUTE SHEET (RULE 26)







FIG.\_6A

6/8




SUBSTITUTE SHEET (RULE 26)






SUBSTITUTE SHEET (RULE 26)

8/8





# INTERNATIONAL SEARCH REPORT

International application No. PCT/US94/07662

A. CLASSIFICATION OF SUBJECT MATTER  IPC(5) :Please See Extra Sheet.  US CL : 324/760,761							
According to International Patent Classification (IPC) or to both national classification and IPC							
B. FIELDS SEARCHED							
Minimum documentation searched (classification system followed by classification symbols)							
U.S. : 324/760,761							
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched							
Electronic d	lets have consulted during the international search (n	ume of data have and where practicable	search terms used)				
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)							
C. DOC	UMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.				
X Y	US, A, 5,123,850 (ELDER et al.) 0 DOCUMENT	1-3,8,10-13 4,5-7,9					
Υ	US, A, 5,086,269 (NOBI) 02 FIGURES 1 AND2	4,5,9					
Y,P	US, A, 5,245,277 ( NGUYEN) 09 FIGURE 2	6					
Y	US,A, H13 (VRATNY) 01 JANUA	7, 14-23					
Further documents are listed in the continuation of Box C. See patent family annex.							
* Special categories of cited documents:  "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the							
"A" document defining the general state of the art which is not considered to be part of particular relevance  "A" document defining the general state of the art which is not considered principle or theory underlying the invention							
"E" earlier document published on or after the international filing date "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step							
citu	cument which may throw doubts on priority claim(s) or which is ed to establish the publication date of another citation or other ecial reason (as specified)	when the document is taken alone  "Y" document of particular relevance; the	: Claimed invention cannot be				
"O" do	cument referring to an oral disclosure, use, exhibition or other cans	considered to involve an inventive combined with one or more other such being obvious to a person skilled in th	step when the document is documents, such combination				
	P* document published prior to the international filing date but later than *&* document member of the same patent family the priority date claimed						
Date of the actual completion of the international search  Date of mailing of the international search report							
19 OCTOBER 1994 02 NOV 1994							
Commissio Box PCT	nailing address of the ISA/US ner of Patents and Trademarks n, D.C. 20231	Authorized officer Scall.  MARK WARDAS  (703) 305 4000					

## INTERNATIONAL SEARCH REPORT

International application No. PCT/US94/07662

A. CLASSIFICATION OF SUBJECT MATTER: IPC (5):						
G01R31/02						
	-					
•						
	·					
	~-					

Form PCT/ISA/210 (extra sheet)(July 1992)\*