PCT

(32) Priority Date:

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

WO 88/02183 (51) International Patent Classification 4: (11) International Publication Number: A1 24 March 1988 (24.03.88) H01L 21/70 (43) International Publication Date:

PCT/US87/01774 (21) International Application Number:

27 July 1987 (27.07.87) (22) International Filing Date:

910,109 (31) Priority Application Number:

19 September 1986 (19.09.86)

US (33) Priority Country:

(71) Applicant: HUGHES AIRCRAFT COMPANY [US/ US]; 7200 Hughes Terrace, Los Angeles, CA 90045-0066 (US).

(72) Inventors: POND, Ramona, G.; 10903 Dalwood Avenue, Downey, CA 90241 (US). VITRIOL, William, A.; 1505 W. Rene Drive, Anaheim, CA 92802 (US). BROWN, Raymond, L.; 275 Campus View Drive, Privariety, CA 92507 (US). Riverside, CA 92507 (US).


(74) Agents: FLOAT, Kenneth, W. et al.; Hughes Aircraft Company, Post Office Box 45066, Bldg. C1, M/S A-126, Los Angeles, CA 90045-0066 (US).

(81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP, SE (European patent).

Published

With international search report.

(54) Title: TRIMMING PASSIVE COMPONENTS BURIED IN MULTILAYER STRUCTURES



(57) Abstract

A technique for trimming resistors and other passive circuit components buried in hybrid multilayer circuit structures. For example, resistors (13) are formed between two dielectric layers (11, 19) of a hybrid multilayer circuit structure (10). The multilayer circuit structure with the buried resistors is appropriately processed to provide a fired multilayer circuit structure. Trimming of the buried resistors is accomplished with a laser beam that cuts through dielectric material of the fired circuit structure to selectively remove part of the resistive material of the buried resistors. The values of the buried resistors may be tested with conductive elements (15, 17) that are conductively coupled to the buried resistors. The disclosed technique also contemplates the trimming of other buried passive circuit components such as capacitors, and further contemplates the use of other trimming methods such as abrasive, air jet, or water jet trimming.

FOR THE PURPOSES OF INFORMATION ONLY

 $\textbf{Codes used to identify States party to the PCT} \ on the front pages of pamphlets publishing international applications under the PCT.}$

| ΑT | Austria | FR | France | ML | Mali |
|-----|------------------------------|----|------------------------------|------|--------------------------|
| AU | Australia | GA | Gabon | MR | Mauritania |
| BB | Barbados | GB | United Kingdom | MW | Malawi |
| BE | Belgium | HU | Hungary | · NL | Netherlands |
| .BG | Bulgaria | IT | Italy | NO | Norway |
| BJ | Benin | JP | Japan | · RO | Romania |
| BR | Brazil | KP | Democratic People's Republic | SD | Sudan |
| CF | Central African Republic | | of Korea | SE | Sweden |
| CG | Congo | KR | Republic of Korea | SN | Senegal |
| CH | Switzerland | LI | Liechtenstein | SU | Soviet Union |
| CM | Cameroon | LK | Sri Lanka | TĐ | Chad |
| DE | Germany, Federal Republic of | LU | Luxembourg | TG | Togo |
| DK | Denmark | MC | Monaco | US | United States of America |
| FI | Finland | MG | Madagascar | | - |

WO 88/02183 PCT/US87/01774

TRIMMING PASSIVE COMPONENTS
BURIED IN MULTILAYER STRUCTURES
BACKGROUND OF THE INVENTION

1

5

10

15

20

25

1

The disclosed invention generally relates to the precision trimming of passive components in hybrid multi-layer circuit structures, and more particularly is directed to a technique for trimming resistors, capacitors and other passive components buried in hybrid multilayer circuit structures.

Hybrid multilayer circuit structures, also known as hybrid microcircuits, implement the interconnection and packaging of discrete circuit devices, and generally include a plurality of dielectric layers respectively having predetermined conductor traces and conductive vias. Generally, the discrete circuit devices are mounted on the top dielectric layer.

Known techniques for fabricating multilayer circuit structures include thick film technology and dielectric tape technology. With thick film technology, each dielectric layer is individually deposited in paste form and then fired. With dielectric tape technology, each dielectric layer is made of dielectric tape. The layers may be sequentially applied and fired (referred to as the tape transfer process), or the entire laminate of layers may be fired at one time (referred to as the cofired process).

The use of precision resistors and/or capacitors with hybrid multilayer circuit structures has generally been a compromise between area available for circuit

25

30

35

elements and discrete circuit device packing density. For example, precision resistors have been utilized in the form of either trimmable thick film resistors printed on the top dielectric layer (surface resistors) or discrete chip resistors which are mounted on the top dielectric layer along with the discrete circuit devices. Similarly, trimmable capacitors may be printed on the top dielectric layer (surface capacitors). Such use of the top dielectric layer for resistors or capacitors reduces the area that would otherwise be available for discrete circuit devices.

In search of higher packing densities, efforts have been made to include passive circuit components, such as resistors and capacitors, in the processing of multilayer circuit structures. Such components may be buried in the hybrid multilayer circuits, or they may be formed on the top dielectric layer.

However, the values of buried resistors and capacitors made pursuant to known techniques are difficult to precisely control, and therefore are unsuitable where precision resistors or capacitors are required. Moreover, buried resistors and capacitors have not been trimmable since they are buried. Surface resistors and capacitors formed on the top dielectric layer are amenable to laser trimming and are utilized as precision resistors and capacitors. Such surface resistors and capacitors are covered with a glass passivation layer, and trimming is achieved with laser equipment which cuts through the glass layer to selectively remove resistive material or capacitor plate material.

An important consideration with utilizing surface resistors and capacitors is the reduced device packing density that results from allocating area on the top dielectric layer to such passive circuit components. A further consideration with utilizing surface resistors and

10

15

20

25

30

capacitors is the necessity of extra processing steps to provide a glass passivation layer.

SUMMARY OF THE INVENTION

It would therefore be an advantage to provide a technique for trimming passive components that are formed between dielectric layers of a hybrid multilayer circuit structure.

It would also be an advantage to provide for trimmable passive circuit components in a hybrid multilayer circuit structure which do not require glass passivation layers.

Another advantage would be to provide for trimmable passive components that may be buried in a hybrid multi-layer circuit structure.

The foregoing and other advantages and features are provided by the method of the invention which includes the steps of (a) forming a passive circuit component between two dielectric layers of a hybrid multilayer circuit structure, (b) processing the multilayer circuit structure to provide a fired multilayer circuit structure, and (c) selectively removing part of the material of the passive circuit component.

BRIEF DESCRIPTION OF THE DRAWING

The advantages and features of the disclosed invention will readily be appreciated by persons skilled in the art from the following detailed description when read in conjunction with the drawing wherein:

- FIG. 1 schematically illustrates a hybrid multilayer circuit structure having buried trim resistors which may be trimmed in accordance with the invention.
- FIG. 2 schematically illustrates trimming of a buried thick film resistor in accordance with the invention.

5

10

15

20

25

30

35

4

DETAILED DESCRIPTION OF THE DISCLOSURE

In the following detailed description and in the several figures of the drawing, like elements are identified with like reference numerals.

Referring now to FIG. 1, illustrated therein is an exploded schematic view of the layers of a hybrid multilayer circuit structure 10. By way of example, the multilayer circuit structure 10 may be provided pursuant to known dielectric tape technology. The multilayer circuit structure 10 includes a bottom dielectric layer 11 on which a plurality of resistors 13 are formed. discussed further herein, another dielectric layer 19 is laminated on top of the bottom dielectric layer 11, thereby covering the resistors 13 as well as other passive circuit elements formed on the bottom dielectric layer. The resistors 13 are therefore referred to as buried resistors. Although not specifically shown, capacitors may also be formed between the dielectric layers 11, 19.

Conductor runs 15 provide terminations for the buried resistors 13, and provide conductive access to the resistors 13. The conductor runs 15 are further conductively coupled to via metallizations 17 which pass through vias to the bottom of the bottom layer 11. The via metallizations 17 allow for the testing of the values of the buried resistors 13 for trimming purposes. Although not shown, conductor runs may be formed on the bottom of the the bottom dielectric layer 11 to provide for convenient conductive access to the via metallizations 17.

By way of example, the buried resistors 13 may be fabricated using standard thick film techniques, or with other techniques by which such buried resistors may be formed (e.g., thin film techniques). By way of specific example, the metallization for the conductor runs 15 may be screen printed on the top surface of the dielectric

WO 88/02183 PCT/US87/01774

5

layer 11, and the resistors 13 may be screen printed on the bottom surface of the dielectric layer 19. This would avoid printing over paste which had only been dried, and moreover avoids having to print on possibly uneven screen printed thickness. It further avoids the possible reaction of the second paste with the first paste while the second paste is drying.

10

15

20

25

30

35

As a specific example, the dielectric layer 11 may be formed of commercially available ceramic tape marketed by the E. I. Du Pont De Nemours Company of Wilmington, Delaware ("Du Pont") with the designation of #851AT. The resistors 13 may be formed with Series 1900 resistor material also available from Du Pont. The conductors 15 may be made of a thick film paste available from Du Pont and designated as 5717D; and the via metallizations may be made of thick film paste available from Du Pont and designated as 5718D. All of the foregoing materials may be utilized with a low temperature cofired process which utilizes a firing temperature of about 850° C.

The hybrid multilayer circuit structure 10 further includes internal dielectric layers 19, 21, 23 which may be made of the same ceramic tape as the bottom dielectric The internal dielectric layers 19, 21, layer 11. include predetermined conductor runs, via metallizations, The internal dielectric and buried circuit elements. layer 21 is shown as including die bond pads 29, while the internal dielectric layer 23 is shown as including die A wire bond dielectric layer 25 including cutouts. conductor traces and via metallizations is disposed on top of the internal dielectric layer 23, and also includes die cutouts in alignment with those of the internal dielectric The die cutouts provide cavities for devices (not shown) that are to be bonded to the die bond pads 29. Such devices are connected to conductor traces on the wire bond dielectric layer 25 by wire bonding.

5

10

15

20

25

30

6

A package seal layer 27, which may be of glass or a conductive material, surrounds the outer perimeter of the multilayer circuit structure 10, and is intended to accept a cover for hermetically sealing the package after discrete circuit devices (not shown) are bonded and wired to the multilayer circuit structure 10. In practice, further package seal layers may be utilized to build an enclosing cavity.

It should be understood that the foregoing multilayer circuit structure 10 is only schematically illustrated and described, and actual implementations may include different layers and configurations. For example, the internal dielectric layers and the wire bond layer may be without die cutouts, and the die bond pads would be included on the wire bond layer.

After the hybrid multilayer circuit structure 10 is appropriately fabricated with known techniques such as one of the ceramic tape technologies, discrete circuit devices (not shown) are bonded and wired to the multilayer circuit structure 10, and the resulting structure is hermetically sealed. The sealed package is then ready for resistor trimming.

Referring now to FIG. 2, the buried resistors 13 in the hermetically sealed multilayer circuit structure 10 are trimmed with known laser trimming equipment. The outlines of the resistors 13 are visible through the bottom of the bottom layer 11 and are aligned with the laser trimming equipment. The laser has to cut through the bottom dielectric layer 11 as well as through the resistor material, and several passes of the laser may be required. The values of the resistors 13, which increase pursuant to trimming, are measured by use of the via metallizations 17. After the resistors 13 are trimmed, the laser cut openings in the bottom dielectric layer 11 may be sealed,

PCT/US87/01774

5

10

15

20

25

30

35

for example with a sealing glass that does not cause the resistor material to drift.

By way of example, an Electro Scientific Industries, Inc., Model 44 laser trimmer may be used with the following trim parameters: L-cut trimming mode, 13.5 Amps, 5000 Hz laser pulse rate, 0.5 mm/sec speed, and -15% cutoff. The -15% cutoff indicates that trimming is terminated when the value of the resistor being trimmed reaches a value of 15% less than the desired value.

The foregoing technique of trimming buried resistors is further utilized with buried capacitors, which are Generally, a buried fabricated with known processes. capacitor includes two conductive plates separated by a dielectric. For example, one conductive plate may be a conductive area screen printed on the top surface of a lower dielectric layer, and the dielectric may be a dielectric region screen printed over the screen printed conductive area. The other conductive plate may be a conductive area screen printed on the bottom surface of a dielectric layer that overlies the lower dielectric layer in registration with the conductive area and dielectric region screen printed on the lower dielectric layer. comprise may Alternatively, the dielectric region dielectric tape.

A buried capacitor is trimmed by selectively removing part of one or both of the capacitor plates after the hybrid circuit containing the buried capacitor has been fired and sealed. Trimming a buried capacitor in such manner reduces its capacitance.

While the foregoing has been generally directed to a hybrid package, it should be appreciated that the invention is applicable to other hybrid multilayer circuit structures.

It should also be understood that the invention is not limited to buried trim resistors and capacitors formed

5

10

15

20

25

30

35

on the bottom dielectric layer of a laminated ceramic tape structure. For example, buried trim resistors or capacitors may be formed on the internal dielectric layer immediately beneath the wire bond layer 25. The trim areas of such buried resistors or capacitors would be located so that laser cutting through the wire bond dielectric layer 25 would not destroy or damage any conductor runs, via metallizations or passive circuit components (e.g., resistors) formed on the wire bond dielectric layer. Buried resistors or capacitors formed adjacent to the wire bond layer 25 would be particularly advantageous for hybrid multilayer circuit structures fabricated with standard thick film techniques which utilize an insulating substrate.

It should further be understood that the invention is applicable to any buried resistors or capacitors which have trim areas that are accessible by laser cutting that does not damage or destroy conductive or circuit structures formed on dielectric layers that are affected by the laser cutting. In other words, the trim areas of the buried resistors or capacitors have to be appropriately located.

While the foregoing has been directed to trimming buried resistors and capacitors with a laser, the invention contemplates the use of other techniques for selectively removing resistor and capacitor material, including abrasive, air jet, or waterjet trimming. Also, the invention contemplates trimming other passive circuit components that may be buried in a hybrid multilayer circuit structure.

The foregoing described invention provides several advantages including the following. It provides for trim resistors and capacitors which do not utilize valuable top layer area, thereby allowing for denser discrete device packing. The invention further provides for trim

WO 88/02183 PCT/US87/01774

resistors and capacitors which do not require extra processing steps for passivation. Also, the invention provides for trim resistors and capacitors which may be fabricated with known hybrid techniques.

Although the foregoing has been a description and illustration of specific embodiments of the invention, various modifications and changes thereto can be made by persons skilled in the art without departing from the scope and spirit of the invention as defined by the following claims.

10

5

CLAIMS

What is claimed is:


1. A process for trimming a passive circuit component formed within a hybrid multilayer circuit structure, comprising the steps of:


forming a buried passive circuit component between two dielectric layers of a hybrid multilayer circuit structure;

processing the multilayer circuit structure to provide a fired multilayer circuit structure; and selectively trimming the buried passive circuit component.

- 2. The process of Claim 1 wherein the step of trimming the buried passive circuit component includes the step of selectively removing part of the material of the buried passive circuit component.
- 3. The process of Claim 2 wherein the step of selectively removing part of the material of the buried passive circuit component includes the step of selectively removing part of the material of the buried passive circuit component with a laser beam.
- 4. The process of Claim 3 further including the step of sealing openings in the multilayer circuit structure made by the selective removal of part of the material of the buried passive circuit component.
- 5. The process of Claim 1 wherein the step of forming a buried passive circuit component includes the step of forming a buried resistor.

- 6. The process of Claim 2 wherein the step of forming a buried resistor includes the step of forming a thick film resistor.
- 7. The process of Claim 1 wherein the step of forming a buried passive circuit component includes the step of forming a buried capacitor.





INTERNATIONAL SEARCH REPORT

International Application No PCT/US 87/01774

| I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 4 | | | | | | | | | |
|---|---|---|--------------------------|--|--|--|--|--|--|
| | to International Patent Classification (IPC) or to both Na | | | | | | | | |
| IPC ⁴ : | H 01 L 21/70 | | | | | | | | |
| II. FIELDS | SEARCHED | | | | | | | | |
| | Minimum Docum | entation Searched 7 | | | | | | | |
| Classification | on System | Classification Symbols | | | | | | | |
| IPC ⁴ | H 01 L 21 | | | | | | | | |
| | Documentation Searched other to the Extent that such Document | than Minimum Documentation is are included in the Fields Searched ⁹ | | | | | | | |
| III. DOCUMENTS CONSIDERED TO BE RELEVANT | | | | | | | | | |
| Category * | Citation of Document, 11 with Indication, where ap | propriate, of the relevant passages 12 | Relevant to Claim No. 13 | | | | | | |
| Category | Citation of Document, - with maleation, where ap- | propriete, or the resessor passages | Referent to Glann ito. | | | | | | |
| A | Solid State Technology, January 1986, (Port US), J.I. Steinberg et al co-fired tape dielec systems for multilay tions", pages 97-101 see pages 100-101, p "Resistors" | 1 | | | | | | | |
| A | EP, A, 0108314 (D.K. FLA | TTERY) 16 May 1984 | | | | | | | |
| | | - | | | | | | | |
| | | | | | | | | | |
| Special categories of cited documents: 10 "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "E" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "A" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. | | | | | | | | | |
| Date of the | Actual Completion of the International Search | Date of Mailing of this International Sea 1 5 DEC 1987 | rch Report | | | | | | |
| 4th N | November 1987 | 1 3 DEC 1387 | | | | | | | |
| International | Searching Authority | Signature of Authorized Office | | | | | | | |
| | EUROPEAN PATENT OFFICE | M. VAN MOL | | | | | | | |

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO.

PCT/US 87/01774 (SA 18211)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 14/11/87

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

| Patent document cited in search report | Publication date | Patent family member(s) | | Publication date |
|--|---------------------|-------------------------|----------|------------------|
| EP-A- 0108314 | 16/05/84 | JP-A- | 59096798 | 04/06/84 |