


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>4</sup> :  H01L 21/70		A1	(11) International Publication Number: WO 88/ 02183  (43) International Publication Date: 24 March 1988 (24.03.88)
(21) International Application Number: PCT/US87/01774 (22) International Filing Date: 27 July 1987 (27.07.87) (31) Priority Application Number: 910,109 (32) Priority Date: 19 September 1986 (19.09.86) (33) Priority Country: US (71) Applicant: HUGHES AIRCRAFT COMPANY [US/US]; 7200 Hughes Terrace, Los Angeles, CA 90045-0066 (US). (72) Inventors: POND, Ramona, G. ; 10903 Dalwood Avenue, Downey, CA 90241 (US). VITRIOL, William, A. ; 1505 W. Rene Drive, Anaheim, CA 92802 (US). BROWN, Raymond, L. ; 275 Campus View Drive, Riverside, CA 92507 (US).			(74) Agents: FLOAT, Kenneth, W. et al.; Hughes Aircraft Company, Post Office Box 45066, Bldg. C1, M/S A-126, Los Angeles, CA 90045-0066 (US). (81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP, SE (European patent). Published With international search report.

(54) Title: TRIMMING PASSIVE COMPONENTS BURIED IN MULTILAYER STRUCTURES



**(57) Abstract**

A technique for trimming resistors and other passive circuit components buried in hybrid multilayer circuit structures. For example, resistors (13) are formed between two dielectric layers (11, 19) of a hybrid multilayer circuit structure (10). The multilayer circuit structure with the buried resistors is appropriately processed to provide a fired multilayer circuit structure. Trimming of the buried resistors is accomplished with a laser beam that cuts through dielectric material of the fired circuit structure to selectively remove part of the resistive material of the buried resistors. The values of the buried resistors may be tested with conductive elements (15, 17) that are conductively coupled to the buried resistors. The disclosed technique also contemplates the trimming of other buried passive circuit components such as capacitors, and further contemplates the use of other trimming methods such as abrasive, air jet, or water jet trimming.

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<b>AT</b>	Austria	<b>FR</b>	France	<b>ML</b>	Mali
<b>AU</b>	Australia	<b>GA</b>	Gabon	<b>MR</b>	Mauritania
<b>BB</b>	Barbados	<b>GB</b>	United Kingdom	<b>MW</b>	Malawi
<b>BE</b>	Belgium	<b>HU</b>	Hungary	<b>NL</b>	Netherlands
<b>BG</b>	Bulgaria	<b>IT</b>	Italy	<b>NO</b>	Norway
<b>BJ</b>	Benin	<b>JP</b>	Japan	<b>RO</b>	Romania
<b>BR</b>	Brazil	<b>KP</b>	Democratic People's Republic of Korea	<b>SD</b>	Sudan
<b>CF</b>	Central African Republic	<b>KR</b>	Republic of Korea	<b>SE</b>	Sweden
<b>CG</b>	Congo	<b>LI</b>	Liechtenstein	<b>SN</b>	Senegal
<b>CH</b>	Switzerland	<b>LK</b>	Sri Lanka	<b>SU</b>	Soviet Union
<b>CM</b>	Cameroon	<b>LU</b>	Luxembourg	<b>TD</b>	Chad
<b>DE</b>	Germany, Federal Republic of	<b>MC</b>	Monaco	<b>TG</b>	Togo
<b>DK</b>	Denmark	<b>MG</b>	Madagascar	<b>US</b>	United States of America
<b>FI</b>	Finland				

TRIMMING PASSIVE COMPONENTS  
BURIED IN MULTILAYER STRUCTURES

BACKGROUND OF THE INVENTION

1

The disclosed invention generally relates to the precision trimming of passive components in hybrid multilayer circuit structures, and more particularly is directed to a technique for trimming resistors, capacitors and other passive components buried in hybrid multilayer circuit structures.

Hybrid multilayer circuit structures, also known as hybrid microcircuits, implement the interconnection and packaging of discrete circuit devices, and generally include a plurality of dielectric layers respectively having predetermined conductor traces and conductive vias. Generally, the discrete circuit devices are mounted on the top dielectric layer.

Known techniques for fabricating multilayer circuit structures include thick film technology and dielectric tape technology. With thick film technology, each dielectric layer is individually deposited in paste form and then fired. With dielectric tape technology, each dielectric layer is made of dielectric tape. The layers may be sequentially applied and fired (referred to as the tape transfer process), or the entire laminate of layers may be fired at one time (referred to as the cofired process).

The use of precision resistors and/or capacitors with hybrid multilayer circuit structures has generally been a compromise between area available for circuit

1 elements and discrete circuit device packing density. For  
example, precision resistors have been utilized in the  
form of either trimmable thick film resistors printed on  
the top dielectric layer (surface resistors) or discrete  
5 chip resistors which are mounted on the top dielectric  
layer along with the discrete circuit devices. Similarly,  
trimmable capacitors may be printed on the top dielectric  
layer (surface capacitors). Such use of the top dielec-  
tric layer for resistors or capacitors reduces the area  
10 that would otherwise be available for discrete circuit  
devices.

In search of higher packing densities, efforts have  
been made to include passive circuit components, such as  
resistors and capacitors, in the processing of multilayer  
15 circuit structures. Such components may be buried in the  
hybrid multilayer circuits, or they may be formed on the  
top dielectric layer.

However, the values of buried resistors and capaci-  
tors made pursuant to known techniques are difficult to  
20 precisely control, and therefore are unsuitable where  
precision resistors or capacitors are required. Moreover,  
buried resistors and capacitors have not been trimmable  
since they are buried. Surface resistors and capacitors  
formed on the top dielectric layer are amenable to laser  
25 trimming and are utilized as precision resistors and  
capacitors. Such surface resistors and capacitors are  
covered with a glass passivation layer, and trimming is  
achieved with laser equipment which cuts through the glass  
layer to selectively remove resistive material or capa-  
30 citor plate material.

An important consideration with utilizing surface  
resistors and capacitors is the reduced device packing  
density that results from allocating area on the top  
dielectric layer to such passive circuit components. A  
35 further consideration with utilizing surface resistors and

1 capacitors is the necessity of extra processing steps to provide a glass passivation layer.

#### SUMMARY OF THE INVENTION

5 It would therefore be an advantage to provide a technique for trimming passive components that are formed between dielectric layers of a hybrid multilayer circuit structure.

10 It would also be an advantage to provide for trimmable passive circuit components in a hybrid multilayer circuit structure which do not require glass passivation layers.

Another advantage would be to provide for trimmable passive components that may be buried in a hybrid multilayer circuit structure.

15 The foregoing and other advantages and features are provided by the method of the invention which includes the steps of (a) forming a passive circuit component between two dielectric layers of a hybrid multilayer circuit structure, (b) processing the multilayer circuit structure to provide a fired multilayer circuit structure, and (c) selectively removing part of the material of the passive circuit component to trim the passive circuit component.

#### BRIEF DESCRIPTION OF THE DRAWING

25 The advantages and features of the disclosed invention will readily be appreciated by persons skilled in the art from the following detailed description when read in conjunction with the drawing wherein:

FIG. 1 schematically illustrates a hybrid multilayer circuit structure having buried trim resistors which may be trimmed in accordance with the invention.

30 FIG. 2 schematically illustrates trimming of a buried thick film resistor in accordance with the invention.

1                    DETAILED DESCRIPTION OF THE DISCLOSURE

          In the following detailed description and in the several figures of the drawing, like elements are identified with like reference numerals.

5            Referring now to FIG. 1, illustrated therein is an exploded schematic view of the layers of a hybrid multilayer circuit structure 10. By way of example, the multilayer circuit structure 10 may be provided pursuant to known dielectric tape technology. The multilayer  
10 circuit structure 10 includes a bottom dielectric layer 11 on which a plurality of resistors 13 are formed. As discussed further herein, another dielectric layer 19 is laminated on top of the bottom dielectric layer 11, thereby covering the resistors 13 as well as other passive  
15 circuit elements formed on the bottom dielectric layer. The resistors 13 are therefore referred to as buried resistors. Although not specifically shown, buried capacitors may also be formed between the dielectric layers 11, 19.

20            Conductor runs 15 provide terminations for the buried resistors 13, and provide conductive access to the resistors 13. The conductor runs 15 are further conductively coupled to via metallizations 17 which pass through vias to the bottom of the bottom layer 11. The via  
25 metallizations 17 allow for the testing of the values of the buried resistors 13 for trimming purposes. Although not shown, conductor runs may be formed on the bottom of the the bottom dielectric layer 11 to provide for convenient conductive access to the via metallizations 17.

30            By way of example, the buried resistors 13 may be fabricated using standard thick film techniques, or with other techniques by which such buried resistors may be formed (e.g., thin film techniques). By way of specific  
35 example, the metallization for the conductor runs 15 may be screen printed on the top surface of the dielectric

1 layer 11, and the resistors 13 may be screen printed on  
the bottom surface of the dielectric layer 19. This would  
avoid printing over paste which had only been dried, and  
moreover avoids having to print on possibly uneven screen  
5 printed thickness. It further avoids the possible re-  
action of the second paste with the first paste while the  
second paste is drying.

As a specific example, the dielectric layer 11 may  
be formed of commercially available ceramic tape marketed  
10 by the E. I. Du Pont De Nemours Company of Wilmington,  
Delaware ("Du Pont") with the designation of #851AT. The  
resistors 13 may be formed with Series 1900 resistor  
material also available from Du Pont. The conductors 15  
may be made of a thick film paste available from Du Pont  
15 and designated as 5717D; and the via metallizations may be  
made of thick film paste available from Du Pont and  
designated as 5718D. All of the foregoing materials may  
be utilized with a low temperature cofired process which  
utilizes a firing temperature of about 850° C.

20 The hybrid multilayer circuit structure 10 further  
includes internal dielectric layers 19, 21, 23 which may  
be made of the same ceramic tape as the bottom dielectric  
layer 11. The internal dielectric layers 19, 21, 23  
include predetermined conductor runs, via metallizations,  
25 and buried circuit elements. The internal dielectric  
layer 21 is shown as including die bond pads 29, while the  
internal dielectric layer 23 is shown as including die  
cutouts. A wire bond dielectric layer 25 including  
conductor traces and via metallizations is disposed on top  
30 of the internal dielectric layer 23, and also includes die  
cutouts in alignment with those of the internal dielectric  
layer 23. The die cutouts provide cavities for devices  
(not shown) that are to be bonded to the die bond pads 29.  
Such devices are connected to conductor traces on the wire  
35 bond dielectric layer 25 by wire bonding.

1           A package seal layer 27, which may be of glass or a  
conductive material, surrounds the outer perimeter of the  
multilayer circuit structure 10, and is intended to accept  
a cover for hermetically sealing the package after dis-  
5       crete circuit devices (not shown) are bonded and wired to  
the multilayer circuit structure 10. In practice, further  
package seal layers may be utilized to build an enclosing  
cavity.

10           It should be understood that the foregoing multi-  
layer circuit structure 10 is only schematically illus-  
trated and described, and actual implementations may  
include different layers and configurations. For example,  
the internal dielectric layers and the wire bond layer may  
be without die cutouts, and the die bond pads would be  
15       included on the wire bond layer.

          After the hybrid multilayer circuit structure 10 is  
appropriately fabricated with known techniques such as one  
of the ceramic tape technologies, discrete circuit devices  
(not shown) are bonded and wired to the multilayer circuit  
20       structure 10, and the resulting structure is hermetically  
sealed. The sealed package is then ready for resistor  
trimming.

          Referring now to FIG. 2, the buried resistors 13 in  
the hermetically sealed multilayer circuit structure 10  
25       are trimmed with known laser trimming equipment. The  
outlines of the resistors 13 are visible through the bottom  
of the bottom layer 11 and are aligned with the laser  
trimming equipment. The laser has to cut through the  
bottom dielectric layer 11 as well as through the resistor  
30       material, and several passes of the laser may be required.  
The values of the resistors 13, which increase pursuant to  
trimming, are measured by use of the via metallizations  
17. After the resistors 13 are trimmed, the laser cut  
openings in the bottom dielectric layer 11 may be sealed,



1     for example with a sealing glass that does not cause the resistor material to drift.

          By way of example, an Electro Scientific Industries, Inc., Model 44 laser trimmer may be used with the following trim parameters: L-cut trimming mode, 13.5 Amps, 5000  
5     Hz laser pulse rate, 0.5 mm/sec speed, and -15% cutoff. The -15% cutoff indicates that trimming is terminated when the value of the resistor being trimmed reaches a value of 15% less than the desired value.

10     The foregoing technique of trimming buried resistors is further utilized with buried capacitors, which are fabricated with known processes. Generally, a buried capacitor includes two conductive plates separated by a dielectric. For example, one conductive plate may be a  
15     conductive area screen printed on the top surface of a lower dielectric layer, and the dielectric may be a dielectric region screen printed over the screen printed conductive area. The other conductive plate may be a  
20     conductive area screen printed on the bottom surface of a dielectric layer that overlies the lower dielectric layer in registration with the conductive area and dielectric region screen printed on the lower dielectric layer. Alternatively, the dielectric region may comprise dielectric tape.

25     A buried capacitor is trimmed by selectively removing part of one or both of the capacitor plates after the hybrid circuit containing the buried capacitor has been fired and sealed. Trimming a buried capacitor in such manner reduces its capacitance.

30     While the foregoing has been generally directed to a hybrid package, it should be appreciated that the invention is applicable to other hybrid multilayer circuit structures.

          It should also be understood that the invention is  
35     not limited to buried trim resistors and capacitors formed

1 on the bottom dielectric layer of a laminated ceramic tape  
structure. For example, buried trim resistors or capaci-  
tors may be formed on the internal dielectric layer  
immediately beneath the wire bond layer 25. The trim  
5 areas of such buried resistors or capacitors would be  
located so that laser cutting through the wire bond  
dielectric layer 25 would not destroy or damage any  
conductor runs, via metallizations or passive circuit  
components (e.g., resistors) formed on the wire bond  
10 dielectric layer. Buried resistors or capacitors formed  
adjacent to the wire bond layer 25 would be particularly  
advantageous for hybrid multilayer circuit structures  
fabricated with standard thick film techniques which  
utilize an insulating substrate.

15 It should further be understood that the invention  
is applicable to any buried resistors or capacitors which  
have trim areas that are accessible by laser cutting that  
does not damage or destroy conductive or circuit struc-  
tures formed on dielectric layers that are affected by the  
20 laser cutting. In other words, the trim areas of the  
buried resistors or capacitors have to be appropriately  
located.

While the foregoing has been directed to trimming  
buried resistors and capacitors with a laser, the inven-  
25 tion contemplates the use of other techniques for selec-  
tively removing resistor and capacitor material, including  
abrasive, air jet, or waterjet trimming. Also, the  
invention contemplates trimming other passive circuit  
components that may be buried in a hybrid multilayer  
30 circuit structure.

The foregoing described invention provides several  
advantages including the following. It provides for trim  
resistors and capacitors which do not utilize valuable top  
layer area, thereby allowing for denser discrete device  
35 packing. The invention further provides for trim

1 resistors and capacitors which do not require extra  
processing steps for passivation. Also, the invention  
provides for trim resistors and capacitors which may be  
fabricated with known hybrid techniques.

5 Although the foregoing has been a description and  
illustration of specific embodiments of the invention,  
various modifications and changes thereto can be made by  
persons skilled in the art without departing from the  
scope and spirit of the invention as defined by the  
10 following claims.

15

20

25

30

35

CLAIMSWhat is claimed is:

1. A process for trimming a passive circuit component formed within a hybrid multilayer circuit structure, comprising the steps of:

5 forming a buried passive circuit component between two dielectric layers of a hybrid multilayer circuit structure;

processing the multilayer circuit structure to provide a fired multilayer circuit structure; and

10 selectively trimming the buried passive circuit component.

2. The process of Claim 1 wherein the step of trimming the buried passive circuit component includes the step of selectively removing part of the material of the buried passive circuit component.

3. The process of Claim 2 wherein the step of selectively removing part of the material of the buried passive circuit component includes the step of selectively removing part of the material of the buried passive circuit component with a laser beam.

4. The process of Claim 3 further including the step of sealing openings in the multilayer circuit structure made by the selective removal of part of the material of the buried passive circuit component.

5. The process of Claim 1 wherein the step of forming a buried passive circuit component includes the step of forming a buried resistor.

6. The process of Claim 2 wherein the step of forming a buried resistor includes the step of forming a thick film resistor.

7. The process of Claim 1 wherein the step of forming a buried passive circuit component includes the step of forming a buried capacitor.

FIG. 1





FIG. 2



# INTERNATIONAL SEARCH REPORT

International Application No PCT/US 87/01774

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>6</sup> According to International Patent Classification (IPC) or to both National Classification and IPC IPC <sup>4</sup> :            H 01 L 21/70											
<b>II. FIELDS SEARCHED</b> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black; margin: 5px 0;">Minimum Documentation Searched <sup>7</sup></div> <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 30%; border-bottom: 1px solid black;">Classification System</th> <th style="border-bottom: 1px solid black;">Classification Symbols</th> </tr> <tr> <td style="border-right: 1px solid black; padding: 5px;">IPC<sup>4</sup></td> <td style="padding: 5px;">H 01 L 21</td> </tr> </table> <div style="text-align: center; border-top: 1px solid black; border-bottom: 1px solid black; margin: 5px 0;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>8</sup></div>			Classification System	Classification Symbols	IPC <sup>4</sup>	H 01 L 21					
Classification System	Classification Symbols										
IPC <sup>4</sup>	H 01 L 21										
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT <sup>9</sup></b> <table style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%; border-bottom: 1px solid black;">Category <sup>9</sup></th> <th style="border-bottom: 1px solid black;">Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup></th> <th style="width: 10%; border-bottom: 1px solid black;">Relevant to Claim No. <sup>13</sup></th> </tr> <tr> <td style="border-right: 1px solid black; vertical-align: top; padding: 5px;">A</td> <td style="border-right: 1px solid black; padding: 5px;">Solid State Technology, volume 29, no. 1, January 1986, (Port Washington, N.Y., US), J.I. Steinberg et al.: "Low temperature co-fired tape dielectric material systems for multilayer interconnections", pages 97-101 see pages 100-101, paragraph: "Resistors"</td> <td style="vertical-align: top; text-align: center; padding: 5px;">1</td> </tr> <tr> <td style="border-right: 1px solid black; vertical-align: top; padding: 5px;">A</td> <td style="border-right: 1px solid black; padding: 5px;">EP, A, 0108314 (D.K. FLATTERY) 16 May 1984  -----</td> <td></td> </tr> </table>			Category <sup>9</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>	A	Solid State Technology, volume 29, no. 1, January 1986, (Port Washington, N.Y., US), J.I. Steinberg et al.: "Low temperature co-fired tape dielectric material systems for multilayer interconnections", pages 97-101 see pages 100-101, paragraph: "Resistors"	1	A	EP, A, 0108314 (D.K. FLATTERY) 16 May 1984  -----	
Category <sup>9</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>									
A	Solid State Technology, volume 29, no. 1, January 1986, (Port Washington, N.Y., US), J.I. Steinberg et al.: "Low temperature co-fired tape dielectric material systems for multilayer interconnections", pages 97-101 see pages 100-101, paragraph: "Resistors"	1									
A	EP, A, 0108314 (D.K. FLATTERY) 16 May 1984  -----										
<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p><sup>10</sup> Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 48%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"A" document member of the same patent family</p> </div> </div>											
<b>IV. CERTIFICATION</b> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; border-bottom: 1px solid black; padding: 5px;">Date of the Actual Completion of the International Search</td> <td style="width: 50%; border-bottom: 1px solid black; padding: 5px;">Date of Mailing of this International Search Report</td> </tr> <tr> <td style="border-bottom: 1px solid black; padding: 5px;">4th November 1987</td> <td style="border-bottom: 1px solid black; padding: 5px;">15 DEC 1987</td> </tr> <tr> <td style="border-bottom: 1px solid black; padding: 5px;">International Searching Authority</td> <td style="border-bottom: 1px solid black; padding: 5px;">Signature of Authorized Officer</td> </tr> <tr> <td style="padding: 5px;">EUROPEAN PATENT OFFICE</td> <td style="padding: 5px;">M. VAN MOL </td> </tr> </table>			Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	4th November 1987	15 DEC 1987	International Searching Authority	Signature of Authorized Officer	EUROPEAN PATENT OFFICE	M. VAN MOL	
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report										
4th November 1987	15 DEC 1987										
International Searching Authority	Signature of Authorized Officer										
EUROPEAN PATENT OFFICE	M. VAN MOL										

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/US 87/01774 (SA 18211)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 14/11/87

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0108314	16/05/84	JP-A- 59096798	04/06/84

For more details about this annex :  
see Official Journal of the European Patent Office, No. 12/82