

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
26 August 2010 (26.08.2010)

(10) International Publication Number
WO 2010/096232 A1

- (51) **International Patent Classification:**
G11C 11/406 (2006.01) *G06F 12/00* (2006.01)
G11C 11/401 (2006.01) *G06F 1/24* (2006.01)
- (21) **International Application Number:**
PCT/US2010/021766
- (22) **International Filing Date:**
22 January 2010 (22.01.2010)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
12/388,922 19 February 2009 (19.02.2009) US
- (71) **Applicant (for all designated States except US):**
FREESCALE SEMICONDUCTOR INC. [US/US];
6501 William Cannon Drive West, Austin, Texas 78735 (US).
- (72) **Inventors; and**
- (75) **Inventors/Applicants (for US only):** **PELLEY, Perry, H., III** [US/US]; 9606 Indigo Brush Drive, Austin, Texas 78726 (US). **HOEKSTRA, George, P.** [US/US]; 11705 Flower Scent Court, Austin, Texas 78750 (US).
- (74) **Agents:** **KING, Robert, L.** et al.; 7700 W. Parmer Lane, MD: TX32/PL02, Austin, TX 78729 (US).

- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report (Art. 21(3))

(54) **Title:** DYNAMIC RANDOM ACCESS MEMORY (DRAM) REFRESH




FIG. 1

(57) **Abstract:** A method for refreshing a Dynamic Random Access Memory (DRAM) (10) includes performing a refresh on at least a portion (23) of the DRAM at a first refresh rate, and performing a refresh on a second portion (24) of the DRAM at a second refresh rate. The second portion includes one (24) or more rows of the DRAM which do not meet a data retention criteria at the first refresh rate, and the second refresh rate is greater than the first refresh rate.



WO 2010/096232 A1

DYNAMIC RANDOM ACCESS MEMORY (DRAM) REFRESHBackgroundField

[0001] This disclosure relates to memories, and more particularly, to dynamic random access memory (DRAM) refresh.

Related Art

[0002] Dynamic random access memories (DRAMs) are particularly useful as memories because of their density and speed. One of the disadvantages of DRAMs is that they require refreshing in order to maintain the contents of the memory. Refreshing requires power which makes them somewhat less desirable for applications that are battery powered, especially hand held devices such as cell phones.

[0003] Thus there is a need for a reduction in the power consumption of DRAMs.

Brief Description of the Drawings

[0004] The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

[0005] FIG. 1 is a block diagram of a system according to an embodiment.

[0006] FIG. 2 is a flow diagram useful in understanding the operation of the system of FIG. 1.

[0007] FIG. 3 is a graph helpful in understanding the operation of the system of FIG. 1.

Detailed Description

[0008] In one aspect, a memory has its refresh controlled so that refresh is performed at addresses that require a high frequency of refresh more often than those that require refresh less often. The result is that less power is consumed. This is better understood by reference to the following specification and the drawings.

[0009] The terms "assert" or "set" and "negate" (or "deassert" or "clear") are used herein when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.

[0010] Shown in FIG. 1 is a system 10 comprising a memory 12, a register 14, a built-in self test (BIST) engine 16, a refresh control circuit 18, and a counter 20. Memory 12 includes an array 22 of DRAM cells as well as peripheral circuitry for writing and sensing data in selected locations in array 22. DRAM cells are most commonly made up of a transistor and a capacitor, but other types of DRAMs cells may also be used such as transistors with nanocrystal storage that requires refresh due to the gate dielectric being very thin. Addresses A0, A1, A2, A3, A4, and AN are shown as corresponding to word lines 23, 24, 25, 26, 27, and 28 of array 22. Refresh of memory cells present in array 22 occurs by row. Memory 12 is coupled to refresh control circuit 18 and BIST engine 16. Register 14 is coupled to refresh control circuit 18 and BIST engine 16. Refresh control circuit 18 is coupled to counter 20 and receives a refresh request RR.

[0011] Shown in FIG. 2 is a flow diagram 30 describing an operation of the system of FIG. 1.

[0012] Shown in FIG. 3 is a graph showing a distribution of word lines, which may also be called rows, based on refresh rate. A standard refresh rate is based on what is expected in the industry. This expectation is in turn based on the refresh rate at which all of memory cells of memory 12 can be refreshed and still have reasonable yields. A typical specification for refresh rate is 4 milliseconds. As shown in this graph, nearly all of the word lines can be refreshed at a slower rate than the standard rate. A slower rate, which is a low power rate, is selected at which nearly all of the cells can be refreshed. The word lines shown as being between the standard rate and the low power rate are refreshed at the standard rate. The word lines at or below the low power rate are refreshed at the low power rate to save power. This curve has been found to be very repeatable so that for a given process the number of word lines that require a refresh rate greater than the low power rate can, with a high degree of certainty not exceed a particular number. This low power rate can be considered to be a data retention criteria in which data retention is maintained at the lower refresh rate. A small percentage of the word lines fail to meet this data retention criteria but there are enough to make it impractical to not use those word lines and simply have a single refresh rate at the low power rate. The lower power rate can easily be 100 times less frequent than the standard rate. Thus, in this example, the low power rate can be once every 400

milliseconds. In a standby situation, this reduces the power of the DRAM by nearly 100 times.

[0013] In operation, register 14 is loaded with addresses of word lines that have memory cells that must be refreshed at a rate greater than a low power rate as shown in step 34 of FIG. 2. BIST engine 16 tests array 22 to identify the addresses of the word lines that do not have sufficient data retention at the low power rate as shown in step 32 of FIG. 2. For the case where word lines 24 and 26 are identified by BIST engine 16, BIST engine 16 loads addresses A1 and A3 into register 14. Steps 32 and 34 are done in preparation for refresh as well as other operations. Keeping in mind that memory 12 may be a separate integrated circuit within system 10, BIST engine 16 may perform steps 32 and 34 at start-up of memory 12 or in response to a command from another resource such as refresh control 18.

[0014] After register 14 has been loaded with addresses of word lines needing the more frequent refresh, refresh control circuit 18 receives a refresh request RR, which comes from a resource that may be within system 10 but not shown or outside of system 10 as shown in step 36. As shown in step 38, refresh control circuit 18 determines the state of counter 20. If counter 20 has reached a predetermined count, then all of the word lines of array 22 are refreshed as shown in step 44. If counter 20 has not reached the predetermined count, then only the word lines stored in register 14 are refreshed. In this example, the word lines identified by addresses A1 and A3 are refreshed. The number of word lines and thus the number of possible addresses can be quite large. A memory such as memory 12 may have a number of arrays each having large number of word lines. A number such as 1024 is not an uncommon number for the number of word lines in one array. This approach can be limited to a single array within a memory and thus the word lines of that single array or it can apply to all of the arrays and thus all of the word lines in the memory. In any case, the number of addresses store in register 14 is likely to be more than just the two such as addresses A1 and A3.

[0015] After performing the refresh of all of the word lines of array 22 or just the word lines stored in register 14 the counter is reset or incremented, and the refresh process continues responsive to subsequent refresh requests. One approach is for the predetermined number for the counter to be chosen when refresh controller circuit 18 and counter 20 are designed. Another is for the predetermined number be selected either in response to testing or other criteria. In either case, the predetermined number is the number of times the word lines having their addresses stored in register 14 are refreshed for each refresh of the whole array. Thus, for a case where the count is a 100, there will be one hundred refreshes for the word lines at the addresses stored in register 14 for each refresh

of all of the word lines. Also the counter can be decremented as well as incremented and the reset may be as simple as rolling over the counter. The counter may also be very simple and refresh control circuit 18 may simply detect when the counter is at all zeros or all ones in order to perform the refresh of all of array 22.

[0016] Although BIST engine 16 is considered a desirable implementation, register 14, in the case of memory 12 being on the same integrated circuit as register 14, may be loaded with the addresses of the word lines that do not meet the data retention criteria at the low power rate of refresh at an earlier stage in testing. That is an external tester may perform the refresh testing and corresponding address identification for loading into register 14. Register 14, in such a case, may be implemented using a non-volatile memory. Register 14 may generally be implemented in a nonvolatile memory even if it is not loaded using an external tester. It may be beneficial to retain that information when power is lost. Also the determination of insufficient data retention to meet the low power rate may be achieved using an even slower refresh rate than the low power rate. This provides a margin for ensuring that all of the word lines that pass the low refresh rate test will also be able to meet the data retention criteria at the low power rate.

[0017] Two refresh rates were described for system 10, but even more refresh rates could be implemented. For example, in addition to the low power rate, an even lower refresh rate could additionally be used. In such case, a first group of word lines would be refreshed at the even lower refresh rate, a second group would be refreshed at the low power rate, and the third group would be refreshed at the standard rate. Assuming the low power rate was not changed, the addresses stored in register 14 would still be addresses A1 and A3 and would be the third group. Another register could store the addresses of the word lines refreshed at the low power rate, which is the second group, and all of the remaining word lines, which is the first group would be refreshed at the even lower refresh rate. When the first group is refreshed, the second and third groups would also be refreshed. Similarly, when the second group is refreshed, the third group would also be refreshed.

[0018] As an option, BIST 16 could determine the refresh rate for the low power rate. For example, it may be beneficial to reduce, within a safe margin, what is the lowest refresh rate for the low power rate. This could be done by determining the lowest refresh rate at which the number of word lines that do not meet the retention criteria at that refresh rate is not greater than the capacity of register 14. This refresh rate can be found by using successive approximation or a binary search or some other algorithm. As a variation on this approach, a very low refresh rate can be used for initially testing and if the number of word lines that do not meet the retention criteria is below the capacity of register 14, then use that

refresh rate for the low power rate. If the capacity is exceeded, trying higher refresh rates until the register capacity is not exceeded.

[0019] By now it should be appreciated that there has been provided a method for refreshing a Dynamic Random Access Memory (DRAM). The method includes performing a refresh on a first portion of the DRAM at a first refresh rate. The method further includes performing a refresh on a second portion of the DRAM at a second refresh rate, the second portion including one or more rows of the DRAM which do not meet a data retention criteria at the first refresh rate, and wherein the second refresh rate is greater than the first refresh rate. The method may further comprise testing the DRAM to identify the one or more rows of the DRAM which do not meet the data retention criteria at the first refresh rate. The method may be further characterized by the testing being performed during power up of the DRAM. The method may further comprise performing a refresh on a third portion of the DRAM at a third refresh rate, wherein the third refresh rate is greater than second refresh rate. The method may be further characterized by the performing the refresh on the second portion of the DRAM at the second refresh rate being further characterized as performing the refresh on only the one or more rows included in the second portion of the DRAM at the second refresh rate.

[0020] Also disclosed is a system. The system includes storage circuitry which stores an address for each of one or more rows of a DRAM that do not meet a data retention criteria at a low power refresh rate, wherein the one or more rows of the DRAM do meet a data retention criteria at a standard refresh rate which is greater than the low power refresh rate. The system further includes a counter which counts received refresh requests for the DRAM. The system further includes refresh control circuitry coupled to the storage circuitry and the counter, wherein the refresh control circuitry, in response to a refresh request for the DRAM and based on a count value of the counter, performs a refresh of the DRAM or accesses the storage circuitry to perform a refresh of the one or more rows of the DRAM identified in the storage circuitry. The system may further include test circuitry which performs data retention testing on the DRAM to identify the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate. The system may be further characterized by the test circuitry being further characterized as built-in self test (BIST) circuitry. The system may be characterized by when the count value of the counter does not equal a threshold value, the refresh control circuitry accesses the storage circuitry to perform the refresh of the one or more rows of the DRAM identified in the storage circuitry. The system may be characterized by when the count value of the counter equals the threshold value, the refresh control circuitry performs the refresh of the DRAM, wherein

the refresh of the DRAM includes refreshing the one or more rows of the DRAM identified in the storage circuitry as well as additional rows of the DRAM. The system may be characterized by when the count value of the counter equals the threshold value, the refresh control circuitry performs the refresh of the DRAM without accessing the storage circuitry. The system may be characterized by the threshold value being determined such that it corresponds to the low power refresh rate. The system may be characterized by when the refresh control circuitry, based on the count value, performs the refresh of the DRAM, the refresh control circuitry refreshes each active row of the DRAM. The system may be characterized by when the refresh control circuitry, based on the count value, performs the refresh of the DRAM, the refresh control circuitry performs the refresh of the DRAM without accessing the storage circuitry. The system may be characterized by when, based on the count value of the counter, the refresh control circuitry access the storage circuitry to perform the refresh of the one or more rows of the DRAM identified in the storage circuitry, the refresh control circuitry performs the refresh of only the one or more rows of the DRAM identified in the storage circuitry.

[0021] Described also is a method. The method includes providing an address for each of one or more rows of a DRAM that do not meet a data retention criteria at a low power refresh rate, wherein the one or more rows of the DRAM do meet a data retention criteria at a standard refresh rate which is greater than the low power refresh rate. The method also includes receiving a refresh request. The method also includes in response to receiving the refresh request, determining whether a full refresh or a partial refresh of the DRAM is to be performed, wherein the full refresh is performed at the low power refresh rate and the partial refresh is performed at the standard refresh rate. The method also includes in response to determining that a partial refresh is to be performed, using the provided address for each of the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate to perform a refresh of the one or more rows of the DRAM. The method also includes in response to determining that a full refresh is to be performed, refreshing the DRAM, wherein the refreshing the DRAM includes refreshing the one or more rows of the DRAM as well as additional rows of the DRAM. The method may include testing the DRAM to identify the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate. The method may be characterized by the testing being performed during power up. The method may be characterized by the refreshing the DRAM including refreshing each active row of the DRAM. The method may be characterized by the refreshing the one or more rows of the DRAM being further characterized as refreshing only the one or more rows of the DRAM.

[0022] Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, several options other than what was shown in the drawings were described. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.

[0023] The term "coupled," as used herein, is not intended to be limited to a direct coupling or a mechanical coupling.

[0024] Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles.

[0025] Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.

CLAIMS

What is claimed is:

1. A method for refreshing a Dynamic Random Access Memory (DRAM) comprising:
performing a refresh on a first portion of the DRAM at a first refresh rate; and
performing a refresh on a second portion of the DRAM at a second refresh rate, the
second portion including one or more rows of the DRAM which do not meet a
data retention criteria at the first refresh rate, and wherein the second refresh rate
is greater than the first refresh rate.
2. The method of claim 1, further comprising:
testing the DRAM to identify the one or more rows of the DRAM which do not meet
the data retention criteria at the first refresh rate.
3. The method of claim 2, wherein the testing is performed during power up of the
DRAM.
4. The method of claim 1, further comprising:
performing a refresh on a third portion of the DRAM at a third refresh rate, wherein
the third refresh rate is greater than second refresh rate.
5. The method of claim 1, wherein the performing the refresh on the second portion of
the DRAM at the second refresh rate is further characterized as performing the refresh on
only the one or more rows included in the second portion of the DRAM at the second refresh
rate.
6. A system comprising:
storage circuitry which stores an address for each of one or more rows of a DRAM
that do not meet a data retention criteria at a low power refresh rate, wherein the
one or more rows of the DRAM do meet a data retention criteria at a standard
refresh rate which is greater than the low power refresh rate;
a counter which counts received refresh requests for the DRAM; and
refresh control circuitry coupled to the storage circuitry and the counter, wherein the
refresh control circuitry, in response to a refresh request for the DRAM and based
on a count value of the counter, performs a refresh of the DRAM or accesses the

storage circuitry to perform a refresh of the one or more rows of the DRAM identified in the storage circuitry.

7. The system of claim 6, further comprising:
test circuitry which performs data retention testing on the DRAM to identify the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate.
8. The system of claim 7, wherein the test circuitry is further characterized as built-in self test (BIST) circuitry.
9. The system of claim 6, wherein when the count value of the counter does not equal a threshold value, the refresh control circuitry accesses the storage circuitry to perform the refresh of the one or more rows of the DRAM identified in the storage circuitry.
10. The system of claim 9, wherein when the count value of the counter equals the threshold value, the refresh control circuitry performs the refresh of the DRAM, wherein the refresh of the DRAM includes refreshing the one or more rows of the DRAM identified in the storage circuitry as well as additional rows of the DRAM.
11. The system of claim 10, wherein when the count value of the counter equals the threshold value, the refresh control circuitry performs the refresh of the DRAM without accessing the storage circuitry.
12. The system of claim 9, wherein the threshold value is determined such that it corresponds to the low power refresh rate.
13. The system of claim 6, wherein when the refresh control circuitry, based on the count value, performs the refresh of the DRAM, the refresh control circuitry refreshes each active row of the DRAM.
14. The system of claim 13, wherein when the refresh control circuitry, based on the count value, performs the refresh of the DRAM, the refresh control circuitry performs the refresh of the DRAM without accessing the storage circuitry.
15. The system of claim 6, wherein when, based on the count value of the counter, the refresh control circuitry access the storage circuitry to perform the refresh of the one or more

rows of the DRAM identified in the storage circuitry, the refresh control circuitry performs the refresh of only the one or more rows of the DRAM identified in the storage circuitry.

16. A method comprising:
 - providing an address for each of one or more rows of a DRAM that do not meet a data retention criteria at a low power refresh rate, wherein the one or more rows of the DRAM do meet a data retention criteria at a standard refresh rate which is greater than the low power refresh rate;
 - receiving a refresh request;
 - in response to receiving the refresh request, determining whether a full refresh or a partial refresh of the DRAM is to be performed, wherein the full refresh is performed at the low power refresh rate and the partial refresh is performed at the standard refresh rate;
 - in response to determining that a partial refresh is to be performed, using the provided address for each of the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate to perform a refresh of the one or more rows of the DRAM; and
 - in response to determining that a full refresh is to be performed, refreshing the DRAM, wherein the refreshing the DRAM includes refreshing the one or more rows of the DRAM as well as additional rows of the DRAM.
17. The method of claim 16, further comprising:
 - testing the DRAM to identify the one or more rows of the DRAM that do not meet the data retention criteria at the low power refresh rate.
18. The method of claim 17, wherein the testing is performed during power up.
19. The method of claim 16, wherein the refreshing the DRAM includes refreshing each active row of the DRAM.
20. The method of claim 16, wherein the refreshing the one or more rows of the DRAM is further characterized as refreshing only the one or more rows of the DRAM.




FIG. 1




FIG. 2




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2010/021766**A. CLASSIFICATION OF SUBJECT MATTER***G11C 11/406(2006.01)i, G11C 11/401(2006.01)i, G06F 12/00(2006.01)i, G06F 1/24(2006.01)i*

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC : G11C; G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: refresh, rate, retention, perform, DRAM

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003-0193829 A1 (MORGAN et al.) 16 October 2003 See the abstract, and the figure 4.	1-20
A	US 2004-0042304 A1 (KIRSCH) 04 March 2004 See the abstract, and the figure 4.	1-20
A	US 2004-0196718 A1 (POECHMUELLER) 07 October 2004 See the abstract, and the figure 1.	1-20
A	US 2006-0120193 A1 (CASPER) 08 June 2006 See the abstract, and the figure 8.	1-20

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

30 APRIL 2010 (30.04.2010)

Date of mailing of the international search report

04 MAY 2010 (04.05.2010)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Yoon, Jin Hoon

Telephone No. 82-42-481-5391



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2010/021766

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2003-0193829 A1	16.10.2003	US 2004-0145960 A1	29.07.2004
		US 2006-0181947 A1	17.08.2006
		US 2007-0171752 A1	26.07.2007
		US 2007-0171753 A1	26.07.2007
		US 6751143 B2	15.06.2004
		US 7072237 B2	04.07.2006
		US 7362641 B2	22.04.2008
		US 7480199 B2	20.01.2009
		US 2004-0042304 A1	04.03.2004
US 2004-0196718 A1	07.10.2004	US 6888769 B2	03.05.2005
		US 7023751 B2	04.04.2006
		CN 1551231 A	01.12.2004
US 2006-0120193 A1	08.06.2006	CN 1551231 C0	13.08.2008
		US 6940773 B2	06.09.2005
		EP 1828716 A1	05.09.2007
US 2006-0120193 A1	08.06.2006	EP 1828716 A4	08.10.2008
		JP 2008-522346 A	26.06.2008
		KR 10-0887527 B1	09.03.2009
		KR 10-2007-0091638 A	11.09.2007
		US 2008-0192557 A1	14.08.2008
		US 7082073 B2	25.07.2006
		US 7408828 B1	05.08.2008
		WO 2006-060249 A1	08.06.2006