

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
6 March 2008 (06.03.2008)

PCT

(10) International Publication Number  
WO 2008/027802 A2(51) International Patent Classification:  
H02H 9/00 (2006.01)

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(21) International Application Number:  
PCT/US2007/076724

(22) International Filing Date: 24 August 2007 (24.08.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
11/512,951 30 August 2006 (30.08.2006) US(71) Applicant (for all designated States except US):  
TRIQUINT SEMICONDUCTOR, INC. [US/US];  
2300 N.e. Brookwood Parkway, Hillsboro, OR 97124  
(US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): PING, Andrew, T. [US/US]; 17778 Nw Pioneer Road, Beaverton, OR 97006 (US). OGBONNAH, Dominic, J. [US/US]; 17822 Sw Pointe Forest Court, Beaverton, OR 97006 (US).

(74) Agent: LAUREANTI, Steven, J.; Booth Udall, PLC,  
1155 W. Rio Salado Pkwy, Suite 101, Tempe, AZ 85281  
(US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


## Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

## Published:

— without international search report and to be republished upon receipt of that report

(54) Title: ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR COMPOUND SEMICONDUCTOR DEVICES AND CIRCUITS



(57) Abstract: An apparatus and method is disclosed for providing an electrostatic discharge protection circuit for compound semiconductor devices and circuits. The electrostatic discharge protection circuit comprises a first terminal and a second terminal. The electrostatic discharge protection circuit further comprises a transistor shunt element that is operably coupled between the first terminal and the second terminal; the transistor shunt element is capable of providing a bi-directional discharge path between the first terminal and the second terminal. The electrostatic discharge protection circuit further comprises a shut-off element that is operably coupled with the second terminal; the shut-off element is capable of keeping the transistor shunt element turned-off.

## ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR COMPOUND SEMICONDUCTOR DEVICES AND CIRCUITS

### TECHNICAL FIELD OF THE INVENTION

**[0001]** Embodiments of the present invention relate generally to semiconductor devices and more specifically, to an electrostatic discharge protection circuit for compound semiconductor devices and circuits.

### BACKGROUND OF THE INVENTION

**[0002]** Semiconductor devices and other integrated circuits are susceptible to damage from an electrostatic discharge (ESD) event. For example, an ESD event may occur either during the assembly and packaging of these devices and circuits, or during normal operation of these devices and circuits in an end product. An ESD event occurs when a high potential voltage and current are rapidly discharged into the device or circuit, which typically results in the destruction of devices and circuits that are not protected from ESD events.

**[0003]** Figure 1 shows a schematic diagram of an ESD protection circuit according to the prior art. ESD protection circuit 100 includes an input/output pad 110, an internal circuit 120, and a multiplicity of diodes 130 and 140 coupled in series to ground. In conventional ESD protection circuits, an ESD event is typically dissipated through a series of diode elements. This can be seen in ESD protection circuit 100, where diodes 130 and 140 are used to dissipate an ESD event, thereby protecting internal circuit 120 from the ESD event.

**[0004]** The use of diodes in the discharge path to dissipate an ESD event is disadvantageous due to the series resistance of each diode. An ESD protection device ideally should have the lowest possible resistance in order to rapidly dissipate an ESD event. As the number of diodes in the discharge path increases, the resistance in the

discharge path becomes greater. This affects the ability of the ESD protection device to dissipate an ESD event as rapidly as possible.

**[0005]** Another disadvantage of ESD protection circuit 100 is that it uses large diodes (i.e., diodes that have large widths) in order to effectively dissipate an ESD event. This is particularly true for diodes in compound semiconductor field effect transistor (FET) technology. Among other things, large diodes consume a relatively large amount of area in the component that contains the ESD protection circuit. Consequently, the component must be larger, which, among other things, increases the cost of the component.

**[0006]** Figure 2 illustrates a plot 200 of the transmission line pulse characteristic 210 of current versus voltage for an ESD protection circuit according to the prior art. The transmission line pulse characteristic 210 reflects the presence of diodes in the discharge path of the ESD protection circuit. A large series resistance in the discharge path can be seen in transmission line pulse characteristic 210 in that the dissipation of current has an increasing effect on voltage.

**[0007]** U.S. Patent No. 4,930,036 illustrates a prior art ESD protection circuit that attempts to address some of the disadvantages described above. The ESD protection circuit in the '036 patent uses a transistor and a resistor, rather than a multiplicity of diodes, in the discharge path. However, the resistor adds resistance to the discharge path. Consequently, the use of the transistor and resistor, rather than a multiplicity of diodes, is still disadvantageous for the reasons described above. In addition, the ESD protection circuit in the '036 patent requires two power supplies, including a low-level voltage supply and a high-level voltage supply. Among other things, the need for power supplies increases the complexity, and therefore the cost, of the ESD protection circuit, because additional terminals are needed to connect the power supplies to the ESD protection circuit.

**[0008]** U.S. Patent Application Publication Number 2004/0057172 illustrates another prior art ESD protection circuit. The ESD protection circuit in the '172 patent application is implemented using heterojunction bipolar transistor (HBT) technology. One disadvantage of such an ESD protection circuit is that it requires two separate

discharge paths, one to dissipate a positive ESD event and another to dissipate a negative ESD event. Among other things, the presence of two discharge paths adds complexity to the ESD protection circuit, consumes space, and increases the cost of the ESD protection circuit. In addition, the ESD protection circuit in the '172 patent application uses at least one diode in series with a transistor in the discharge path. This increases the series resistance in the discharge path, which, as described above, is a disadvantage for ESD protection circuits.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0009]** The novel features believed to be characteristic of embodiments of the invention are set forth in the appended claims. However, embodiments of the invention will best be understood by reference to the following detailed description when read in conjunction with the accompanying drawings, wherein embodiments of the invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

**[0010]** Figure 1 illustrates a schematic diagram of an electrostatic discharge (ESD) protection circuit according to the prior art;

**[0011]** Figure 2 illustrates a plot of the transmission line pulse characteristic of current versus voltage for an ESD protection circuit according to the prior art;

**[0012]** Figure 3 illustrates a block diagram of an ESD protection circuit according to one embodiment of the present invention;

**[0013]** Figure 4 illustrates a plot of the transmission line pulse characteristic of current versus voltage according to embodiments of the present invention;

**[0014]** Figures 5A through 5I illustrate the ESD protection circuit of Figure 3 according to embodiments of the present invention;

**[0015]** Figure 6 illustrates an ESD protection circuit according to another embodiment of the present invention; and

**[0016]** Figure 7 illustrates a flow chart of a process for ESD protection for compound semiconductor devices and circuits according to embodiments of the present invention.

## DETAILED DESCRIPTION OF THE INVENTION

**[0017]** Reference will now be made to the following detailed description of embodiments of the present invention. Those skilled in the art will recognize that embodiments of the present invention provide many inventive concepts and novel features that are merely illustrative, and are not to be construed as restrictive. Accordingly, the specific embodiments described herein are given by way of example and do not limit the scope of the embodiments of the present invention. In addition, those skilled in the art will understand that for purposes of explanation, numerous specific details are set forth, though embodiments of the invention can be practiced without these specific details, and that certain features have been omitted so as to more clearly illustrate embodiments of the present invention.

**[0018]** Figure 3 illustrates a block diagram of an electrostatic discharge (ESD) protection circuit 300 according to an embodiment of the present invention. ESD protection circuit 300 comprises terminals 310 and 320, a triggering element 330, a shut-off element 340, a series element 350, and a transistor shunt element 360. Triggering element 330, shut-off element 340, series element 350 and transistor shunt element 360 provide a minimal resistance discharge path, so that an ESD event does not damage devices or integrated circuits that may be coupled with terminals 310 and 320. As described in more detail below, when an ESD event occurs across terminals 310 and 320, triggering element 330 activates transistor shunt element 360 to dissipate the ESD event.

**[0019]** Triggering element 330 provides the ability to set the value of a turn-on voltage of transistor shunt element 360, i.e., the voltage at which transistor shunt element 360 turns-on and is activated to dissipate an ESD event. The number of diodes in triggering element 330 can be used to establish the turn-on voltage level. Shut-off element 340 keeps the ESD discharge path turned-off during normal operation, so that it is not used until such time as the turn-on voltage of transistor shunt element 360 is reached. Series element 350 provides the ability to limit the gate current into transistor shunt element 360. Transistor shunt element 360 provides a bi-directional discharge

path, through, for example, the drain and source of transistor shunt element 360, to dissipate an ESD event.

**[0020]** Embodiments of the present invention operate in connection with either a positive ESD event, where the potential of terminal 310 is higher than the potential of terminal 320, or a negative ESD event, where the potential of terminal 320 is higher than the potential of terminal 310. The polarity of the ESD event determines the discharge direction between terminals 310 and 320. For example, if a positive ESD event occurs, triggering element 330 is the element that turns-on transistor shunt element 360, but if a negative ESD event occurs, shut-off element 340 becomes the element that turns-on transistor shunt element 360. Thus, in accordance with the principles of embodiments of the present invention, ESD protection circuit 300 provides for a bi-directional discharge path for an ESD event across terminals 310 and 320. As is the case with a positive ESD event, series element 350 provides the ability to limit the gate current into transistor shunt element 360 during a negative ESD event.

**[0021]** In one embodiment of the present invention, ESD protection circuit 300 is fabricated using pseudomorphic high electron mobility transistor (pHEMT) technology, which is a compound semiconductor field effect transistor (FET) technology. However, ESD protection circuit 300 may be fabricated using other compound semiconductor FET technologies, including, for example, but not limited to, metal semiconductor field effect transistor (MESFET), junction field effect transistor (jFET), high electron mobility transistor (HEMT), metamorphic high electron mobility transistor (mHEMT), heterostructure field effect transistor (HFET), modulation-doped field effect transistor (MODFET), or any other suitable compound semiconductor FET technologies. Compound semiconductor materials used to fabricate ESD protection circuit 300 may include materials, such as, for example, Gallium Arsenide (GaAs), Indium Phosphide (InP), Gallium Nitride (GaN), and derivatives of the foregoing, such as Aluminum Gallium Arsenide (AlGaAs), Indium Gallium Arsenide (InGaAs), Indium Gallium Phosphide (InGaP), Indium Aluminum Arsenide (InAlAs), Aluminum Gallium Nitride (AlGaN), Indium Gallium Nitride (InGaN), Gallium Arsenide Antimonide (GaAsSb), Indium Gallium Arsenide Nitride (InGaAsN), and Aluminum Arsenide (AlAs), for example. In one embodiment of the present invention, ESD protection circuit 300 is formed on a Gallium Arsenide (GaAs) substrate. However, ESD protection circuit 300

may be formed on other types of substrates, such as, for example, Indium Phosphide (InP) and Gallium Nitride (GaN).

**[0022]** In one embodiment of the present invention, terminal 310 may be coupled with a device or an integrated circuit to be protected from an ESD event, and terminal 320 may be coupled with a ground. In another embodiment of the present invention, terminal 320 may be coupled with a reference potential other than ground. For example, the reference potential may provide an additional voltage potential to increase or decrease the level of the turn-on voltage, as will be explained below in greater detail. In addition or as an alternative, terminal 310 may be coupled with a bond pad, input/output pin or any other connection associated with ESD protection circuit 300, and terminal 320 may be coupled with another bond pad, input/output pin or any other connection within ESD protection circuit 300.

**[0023]** In one embodiment of the present invention, transistor shunt element 360 is an enhancement-mode pHEMT. Although transistor shunt element 360 is described as an enhancement-mode pHEMT, embodiments of the present invention contemplate any suitable enhancement-mode FET such as, for example, MESFET jFET, HEMT, mHEMT, HFET, MODFET or any other suitable compound semiconductor FET.

**[0024]** Embodiments of the present invention activate transistor shunt element 360 on a voltage-controlled basis, in connection with a gate-to-source voltage. That is, voltage is applied to the gate of transistor shunt element 360, and if the magnitude of the gate-to-source voltage is less than the threshold voltage of transistor shunt element 360, then transistor shunt element 360 is turned-off. Shut-off element 340 holds the gate-to-source voltage of transistor shunt element 360 below the threshold voltage of transistor shunt element 360 until the turn-on voltage established based on triggering element 330 is reached.

**[0025]** As described above, the turn-on voltage of ESD protection circuit 300 can be set using diodes in triggering element 330. However, unlike in the prior art, no diodes or resistors are used in the discharge path. Embodiments of the present invention use transistor shunt element 360 to discharge the ESD event. Among other things, this reduces the series resistance in the discharge path of embodiments of the

present invention, which enables embodiments of the present invention to dissipate an ESD event as rapidly as possible. In addition, because diodes are not used in the discharge path since they do not dissipate an ESD event, smaller diodes may be used relative to those used in prior art ESD protection circuits that use diodes in the discharge path. Among other things, this reduces the size of ESD protection circuit 300 relative to such prior art ESD protection circuits.

**[0026]** In addition, embodiments of the present invention have one discharge path for both positive and negative ESD events, rather than two discharge paths like some prior art ESD protection circuits. Among other things, this reduces the complexity of embodiments of the present invention, reduces the amount of space consumed, and reduces the cost of the component that includes the ESD protection circuit of embodiments of the present invention. Moreover, unlike with some prior art ESD protection circuits, the use of a power supply is not required with embodiments of the present invention. Among other things, this reduces the complexity, and therefore the cost, of ESD protection circuits in accordance with embodiments of the present invention.

**[0027]** Figure 4 illustrates a plot 400 of the transmission line pulse characteristic 410 of the current versus voltage according to embodiments of the present invention. As described above, during an ESD event, ESD protection circuit 300 provides a discharge path so that the ESD event does not damage devices and/or integrated circuits. The discharge path in ESD protection circuit is a low resistance path to ground that allows for a rapid dissipation of an ESD event through transistor shunt element 360. Accordingly, it can be seen in Figure 4 that ESD protection circuit 300 dissipates increasing current with only a minimal effect on voltage.

**[0028]** For the transmission line pulse characteristic 410 in Figure 4, triggering element 330 provides a turn-on voltage of approximately 10 volts. Once the turn-on voltage has been exceeded, the transmission-line pulse characteristic 410 is shown to “snap back,” in this case to a voltage of 10 volts. The “snap-back” voltage is determined by the construction of the transistor shunt element 360.

**[0029]** Figures 5A through 5I illustrate the ESD protection circuit 300 of Figure 3 according to embodiments of the present invention. As described above, ESD protection circuit 300 comprises terminals 310 and 320, triggering element 330, shut-off element 340, series element 350, and transistor shunt element 360. In addition, the drain of transistor shunt element 360 is coupled with terminal 310, the source of transistor shunt element 360 is coupled with terminal 320, and the gate of transistor shunt element 360 is coupled with series element 350.

**[0030]** In Figure 5A, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. In Figures 5A through 5I, diodes D1, D2, through DN may be any diode, for example, but not limited to, a Schottky diode. In addition or as an alternative, diodes D1, D2 to DN in Figures 5A through 5I may be implemented using a transistor connected in a diode configuration, i.e., the gate of the transistor connected to the drain of the transistor. In addition or as an alternative, in Figures 5A through 5H, a component, such as, for example, but not limited to, a resistor as shown in Figure 5I, may be coupled in series with diodes D1, D2 to DN.

**[0031]** In Figure 5A, shut-off element 340 comprises a resistor R1 coupled with a gate-source-coupled transistor 370 (wherein gate-source-coupled transistor 370 has its gate coupled with its source) coupled in series between triggering element 330 and series element 350 to terminal 320. In one embodiment, gate-source-coupled transistor 370 is a depletion-mode FET. However, embodiments of the invention are not limited to gate-source-coupled transistor 370 being a depletion-mode FET. Series element 350 comprises a series resistor R2 coupled with the gate of transistor shunt element 360 and triggering element 330 and shut-off element 340.

**[0032]** In Figure 5B, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a resistor R1 coupled with a gate-source-coupled transistor 370 coupled in series between triggering element 330 and series element 350 to terminal 320. Series element 350 comprises a short circuit that provides a direct connection between the gate of transistor shunt element 360 to triggering element 330 and shut-off element 340.

**[0033]** In Figure 5C, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a resistor R1 coupled in series between triggering element 330 and series element 350 to terminal 320. Shut-off element 340 may also comprise a gate-source-coupled transistor 370 coupled in series between triggering element 330 and series element 350 to terminal 320, as shown in Figure 5H. Series element 350 comprises a series resistor R2 coupled with the gate of transistor shunt element 360 and triggering element 330 and shut-off element 340.

**[0034]** In Figure 5D, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a resistor R1 coupled in series between triggering element 330 and series element 350 to terminal 320. Series element 350 comprises a short circuit that provides a direct connection between the gate of transistor shunt element 360 to triggering element 330 and shut-off element 340.

**[0035]** In Figure 5E, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a source-resistor-coupled transistor 380, wherein the source of source-resistor-coupled transistor 380 is coupled with a resistor R1 in series between triggering element 330 and series element 350 to terminal 320, and wherein the gate of source-resistor-coupled transistor 380 is coupled with terminal 320. In one embodiment, source-resistor-coupled transistor 380 is a depletion-mode FET. However, embodiments of the invention are not limited to source-resistor-coupled transistor 380 being a depletion-mode FET. Series element 350 comprises a short circuit that provides a direct connection between the gate of transistor shunt element 360 to triggering element 330 and shut-off element 340.

**[0036]** In Figure 5F, triggering element 330 comprises a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a resistor R1 coupled with a gate-source-coupled transistor 370 coupled in series between triggering element 330 and series element 350 to terminal 320. Series element 350 comprises a plurality of diodes E1

through EN coupled in series from the gate of transistor shunt element 360 to triggering element 330 and shut-off element 340.

**[0037]** In Figure 5G, triggering element 330 comprises a gate-source-coupled transistor 370 coupled with a plurality of diodes D1, D2, through DN coupled in series from terminal 310 to shut-off element 340 and series element 350. Shut-off element 340 comprises a resistor R1 coupled with a gate-source-coupled transistor 370 coupled in series between triggering element 330 and series element 350 to terminal 320. Series element 350 comprises a series resistor R2 coupled with the gate of transistor shunt element 360 and triggering element 330 and shut-off element 340.

**[0038]** In one embodiment of the present invention, the plurality of diodes D1, D2, through DN, of triggering element 330 provide for controlling or setting the turn-on voltage of transistor shunt element 360. For example, by increasing or decreasing the number of diodes (e.g. D1, D2, through DN) of triggering element 330, the turn-on voltage may be adjusted and controlled. As an example and not by way of limitation, the turn-on voltage may be increased by increasing the number of diodes coupled in series, or in the alternative, the turn-on voltage may be decreased by reducing the number of diodes coupled in series. Embodiments of the present invention contemplate the use of any type of diode, including, for example, but not limited to, a Schottky diode.

**[0039]** As described above, shut-off element 340 keeps the ESD discharge path, and in particular transistor shunt element 360, turned-off during normal operation (i.e., when the operating voltage is less than the turn-on voltage). However, during a negative ESD event, shut-off element 340 becomes the element that turns-on transistor shunt element 360, thereby providing bi-directional ESD discharge protection. In addition, as described above, series element 350 can be used to limit the gate current into transistor shunt element 360.

**[0040]** Although ESD protection circuit 300 is shown and described as having a particular arrangement of components, embodiments of the present invention contemplate any arrangement of components herein and/or any combination of components herein to perform ESD protection.

**[0041]** Figure 6 illustrates ESD protection circuit 600 according to an embodiment of the present invention. In one embodiment, ESD protection circuit 600 comprises terminals 310 and 320, shut-off element 340, series element 350, and transistor shunt element 360. Shut-off element 340 comprises a resistor R1 in series between series element 350 and terminal 320. Series element 350 comprises a short circuit that provides a direct connection between the gate of transistor shunt element 360 and shut-off element 340.

**[0042]** In ESD protection circuit 600, the voltage at which transistor shunt element 360 dissipates an ESD event is determined by characteristics of transistor shunt element 360 and resistor R1 of shut-off element 340. Although shut-off element 340 and series element 350 are shown and described as comprising particular components, embodiments of the present invention contemplate any arrangement of components herein and/or any combination of components herein to perform ESD protection. For example, any shut-off element 340 and/or series element 350 described above in connection with Figures 5A-5I can be used with ESD protection circuit 600.

**[0043]** Figure 7 illustrates a flow chart 700 of a process for ESD protection for compound semiconductor devices and circuits according to embodiments of the present invention. As described above, terminal 310 may be coupled with a device or an integrated circuit to be protected from an ESD event, and terminal 320 may be coupled with a ground or other reference potential other than ground. Accordingly, after ESD protection circuit 300 is operably coupled with a device or an integrated circuit to be protected, flow chart 700 starts at 702, with ESD protection circuit operating in normal operation (i.e., when the operating voltage is less than a turn-on voltage).

**[0044]** At 704, ESD protection circuit 300 experiences an ESD event and detects a voltage at, for example, terminal 310 above a turn-on voltage. As described above, by increasing or decreasing the number of diodes (e.g. D1, D2, through DN) of triggering element 330, the turn-on voltage may be adjusted and controlled. At 706, triggering element 330 turns-on and at 708, transistor shunt element 360 turns-on. The process continues at 710, where transistor shunt element 360 provides a minimal resistance discharge path to dissipate the ESD event, so that the ESD event does not damage the device or integrated circuit coupled with terminals 310 and 320.

**[0045]** The process ends at 712, once the voltage at terminal 310 is once again below the turn-on voltage. As described above, embodiments of the present invention operate in connection with either a positive or a negative ESD event. Therefore, although an ESD event has been described as occurring with respect to terminal 310, ESD protection circuit 300 provides for a bi-directional discharge path for either a positive or negative ESD event occurring at either terminal 310 or terminal 320.

**[0046]** Reference in the foregoing specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment.

**[0047]** While the exemplary embodiments of the present invention have been shown and described, it will be understood that various changes and modifications to the foregoing embodiments may become apparent to those skilled in the art without departing from the spirit and scope of embodiments of the present invention. Accordingly, the invention is not limited to the embodiments disclosed, but rather by the appended claims and their equivalents.

**WHAT IS CLAIMED IS:**

1. An electrostatic discharge (ESD) protection circuit, comprising:
  - a first terminal and a second terminal;
  - a transistor shunt element operably coupled between the first terminal and the second terminal, the transistor shunt element capable of providing a bi-directional discharge path between the first terminal and the second terminal; and
  - a shut-off element operably coupled with the second terminal, the shut-off element capable of keeping the transistor shunt element turned-off.
2. The circuit of Claim 1, further comprising a series element operably coupled between the transistor shunt element and the shut-off element, the series element capable of limiting current into a gate of the transistor shunt element.
3. The circuit of Claim 2, wherein the shut-off element comprises a resistor operably coupled in series between the series element and the second terminal.
4. The circuit of Claim 2, wherein the shut-off element comprises a gate-source-coupled transistor operably coupled in series between the second terminal and the series element.
5. The circuit of Claim 2, wherein the shut-off element comprises a resistor operably coupled in series between a gate-source-coupled transistor and the series element, wherein the gate-source-coupled transistor is operably coupled in series with the second terminal, and wherein a gate of the gate-source-coupled transistor is coupled with a source of the gate-source-coupled transistor.

6. The circuit of Claim 2, wherein the shut-off element comprises a source-resistor-coupled transistor operably coupled in series between a resistor and the series element, wherein the resistor and a gate of the source-resistor-coupled transistor are operably coupled with the second terminal.

7. The circuit of Claim 2, wherein the series element comprises a short circuit operably coupled in series between the transistor shunt element and the shut-off element.

8. The circuit of Claim 2, wherein the series element comprises a resistor operably coupled in series between the transistor shunt element and the shut-off element.

9. The circuit of Claim 2, wherein the series element comprises a plurality of diodes operably coupled in series between the transistor shunt element and the shut-off element.

10. The circuit of Claim 2, further comprising a triggering element operably coupled between the first terminal and the shut-off element, the triggering element capable of providing a turn-on voltage to turn-on the transistor shunt element.

11. The circuit of Claim 10, wherein the triggering element comprises a plurality of diodes operably coupled in series between the first terminal and the shut-off element and the series element.

12. The circuit of Claim 11, wherein the triggering element further comprises a resistor operably coupled in series with the plurality of diodes.

13. The circuit of Claim 11, wherein the triggering element further comprises gate-source-coupled transistor in series with the plurality of diodes, wherein a gate of the gate-source-coupled transistor is coupled with a source of the gate-source-coupled transistor.

14. The circuit of Claim 10, wherein the shut-off element comprises a resistor operably coupled in series between the second terminal and the triggering element and the series element.

15. The circuit of Claim 10, wherein the shut-off element comprises a gate-source-coupled transistor operably coupled in series between the second terminal and the triggering element and the series element.

16. The circuit of Claim 10, wherein the shut-off element comprises a resistor operably coupled in series between a gate-source-coupled transistor and the triggering element and the series element, wherein the gate-source-coupled transistor is operably coupled in series with the second terminal, and wherein a gate of the gate-source-coupled transistor is coupled with a source of the gate-source-coupled transistor.

17. The circuit of Claim 10, wherein the shut-off element comprises a source-resistor-coupled transistor operably coupled in series between a resistor and the triggering element and the series element, wherein the resistor and a gate of the source-resistor-coupled transistor are operably coupled with the second terminal.

18. The circuit of Claim 10, wherein the series element comprises a short circuit operably coupled in series between the transistor shunt element and the triggering element and the shut-off element.

19. The circuit of Claim 10, wherein the series element comprises a resistor operably coupled in series between the transistor shunt element and the triggering element and the shut-off element.

20. The circuit of Claim 10, wherein the series element comprises a plurality of diodes operably coupled in series between the transistor shunt element and the triggering element and the shut-off element.

21. The circuit of Claim 1, wherein the first terminal is operably coupled with an integrated circuit to be protected against an ESD event.

22. The circuit of Claim 21, wherein the second terminal is operably coupled with a ground.

23. The circuit of Claim 21, wherein the second terminal is operably coupled with a reference voltage.

24. The circuit of Claim 1, wherein the ESD protection circuit is fabricated in a compound semiconductor field effect transistor technology selected from the group consisting of:

- pseudomorphic high electron mobility transistor;
- metal semiconductor field effect transistor;
- junction field effect transistor;
- high electron mobility transistor;
- metamorphic high electron mobility transistor;
- heterostructure field effect transistor; and
- modulation-doped field effect transistor.

25. The circuit of Claim 24, wherein the compound semiconductor technology includes material selected from the group consisting of:

Gallium Arsenide;

Indium Phosphide;

Gallium Nitride;

Aluminum Gallium Arsenide;

Indium Gallium Arsenide;

Indium Gallium Phosphide;

Indium Aluminum Arsenide;

Aluminum Gallium Nitride;

Indium Gallium Nitride;

Gallium Arsenide Antimonide;

Indium Gallium Arsenide Nitride; and

Aluminum Arsenide.

26. The circuit of Claim 24, wherein the transistor shunt element is an enhancement-mode field effect transistor.

27. A semiconductor device for providing electrostatic discharge protection to an integrated circuit, the device comprising:

a first terminal and a second terminal, wherein the first terminal is capable of being operably coupled with the integrated circuit and the second terminal is capable of being operably coupled with a ground;

a transistor shunt element operably coupled between the first terminal and the second terminal, the transistor shunt element capable of providing a bi-directional discharge path to dissipate an ESD event;

a shut-off element operably coupled with the second terminal, the shut-off element capable of keeping the transistor shunt element turned-off; and

a series element operably coupled between the transistor shunt element and the shut-off element, the series element capable of limiting current into a gate of the transistor shunt element.

28. The device of Claim 27, further comprising a triggering element operably coupled between the first terminal and the shut-off element and series element, the triggering element capable of controlling a turn-on voltage to turn-on the transistor shunt element.

29. A method for providing ESD protection for integrated circuits, the method comprising:


detecting a voltage at a first terminal of an ESD protection circuit;

turning-on a triggering element of the ESD protection circuit in response to the detection of the voltage;


turning-on a transistor shunt element of the ESD protection circuit in response to the triggering element turning-on; and

providing a discharge path from the first terminal to a second terminal via the transistor shunt element, to dissipate an ESD event.


30. The method of claim 29, further comprising:  
keeping the transistor shunt element turned-off until the voltage is detected; and  
limiting current into a gate of the transistor shunt element.




**FIG. 1 (PRIOR ART)**









**FIG. 2 (PRIOR ART)**







**FIG. 3**




**FIG. 4**

**FIG. 5A****FIG. 5B****FIG. 5C****FIG. 5D****FIG. 5E****FIG. 5F**

**FIG. 5G****FIG. 5H****FIG. 5I**



**FIG. 6**



**FIG. 7**