(51) International Patent Classification:
G05F 3/08 (2006.01)  H03G 1/00 (2006.01)

(21) International Application Number:
PCT/EP2012/059262

(22) International Filing Date:
18 May 2012 (18.05.2012)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11169356.2  9 June 2011 (09.06.2011) EP


(72) Inventor; and

(74) Agent: ASSOCIATION NO. 175, EPPING HERMANN FISCHER PATENTANWALTSGESELLSCHAFT MBH; Ridlerstrasse 55, 80339 Munchen (DE).

Title: REGULATED CURRENT SOURCE AND METHOD FOR PROVIDING A REGULATED OUTPUT CURRENT

FIG 1

(57) Abstract: A regulated current source comprises a controllable output means (Mp) and a first regulation loop with a first comparing means to provide a control signal to the controllable output means. A first switch is arranged between the controllable output means and an output of the first comparing means. The current source also comprises an offset cancellation loop having second comparing means coupled with its input to the output of the first comparing means. A unity gain buffer is coupled to a node between the first switch and the controllable output means and selectively switchable arranged in parallel to the first switch.
Description

Regulated current source and method for providing a regulated output current

The present invention is related to a regulated current source and to a method for providing a regulated output current.

Current sources are commonly used for several different applications, for instance to drive lightening diodes of a backlight panel in a TV. The number of such current sources to control lightening diodes has constantly increased for such applications. As a consequence, the need to reduce the overall size, costs and complexity of those current sources has increased as well.

This and other needs are taken into account by the current independent claims. Further embodiments and different aspects of the invention are a subject matter of the dependent claims.

An aspect of the invention is related to a regulated current source comprising controllable output means coupled to a supply terminal and to an output terminal to provide a respective output current. A first regulation loop comprises first comparing means to provide a control signal to the controllable output means in response to a feedback signal and a reference signal. As such, the first regulation loop may regulate the output current to a specific value in response to the reference signal. Further, the regulated current source may comprise a first switch between the controllable output means and output of the first comparing
means. An offset cancellation loop having second comparing means is coupled with its input to the output of the first comparing means to provide an offset cancellation signal to the first comparing means. A unity gain buffer is coupled to a node between the first switch and the controllable output means and is selectively switchable arranged in parallel to the first switch.

To this extent, the present invention proposes two loops to control an output current, whereby the first regulation loop provides a regulation for the output current while the second loop acts to cancel any offset generated in the first regulation loop. The unity gain buffer offers offset cancellation prior to signal application and operation of the regulation loop. As a result, there is no limitation of bandwidth compared to known implementations.

In an aspect, the first switch of a regulated current source is adapted to be closed during a regulation cycle of the first regulation loop. For example, the regulated current source controls the first switch between an open state and a closed state. During the regulation cycle, the first regulation loop provides a regulated output current. The offset cancellation loop is adapted to provide the offset cancellation signal during a refresh cycle of the first regulation loop. Finally, the unity gain buffer is adapted to be operated between the refresh cycle and the regulation cycle. Such operation may be controlled by the regulated current source. Due to the operation of the gain buffer between the refresh cycle and the regulation cycle, the output of the first comparing means and the control input are at the same potential at the start of the regulation cycle.
In accordance with the present invention, the regulated current source is operated in three different consecutive cycles. During a regulation cycle, the first regulation loop is active and provides a respective control signal such as a controllable output means. To reduce an offset in the first regulation loop, a refresh cycle follows the regulation cycle consecutively. During the refresh cycle, the offset cancellation loop is active to evaluate an offset of the first regulation loop. In response to an evaluated offset, the offset cancellation loop provides a respective cancellation signal to the first regulation loop. Said cancellation signal may be used in the regulation cycle. After the refresh cycle and before the following regulation cycle, the unity gain buffer is operated.

The gain buffer equalizes the signal at the node between the first switch and the controllable output means to a signal between the output of the first regulation loop and the first switch. As a result, any glitches during transition from the refresh cycle to the regulation cycle are significantly reduced.

In an aspect of the present invention, the first comparing means comprise a differential operational amplifier, wherein at least one output is coupled to the first switch. The second comparing means may also comprise a differential amplifier coupled with its input via respective switches to the output of the first comparing means and with its output to a supply of the first comparing means.

In accordance with the present invention, the second comparing means provide a cancellation signal, that
cancellation signal being the supply signal for the first comparing means.

In a further aspect, the second comparing means may comprise at least one capacitor coupled between one of the inputs and the respective switch. The capacitor provides a signal storage to the offset cancellation loop.

To further reduce any glitches, particularly with respect to a ground potential, a capacitor may be coupled to the supply terminal and the node.

In another aspect, the unity gain buffer may be adapted to mirror a signal at the node to the output of the first regulation loop between the refresh cycle and the regulation cycle.

Further aspects and principles of the present invention are now illustrated in greater detail with respect to the accompanying drawings, in which:

FIG. 1 illustrates a first embodiment of the present invention;

FIG. 2 shows a time signal diagram for several control signals applied to the embodiment of FIG. 1 during operation;

FIG. 3 shows an embodiment of a unity gain buffer to be implemented in the embodiment of FIG. 1 in accordance with the present invention;
FIG. 4 shows an embodiment of an operational amplifier according to the present invention;

FIG. 5 illustrates an embodiment of an operational amplifier in the offset cancellation loop in accordance with the present invention;

FIG. 6 shows a known regulated current source.

FIG. 6 shows a regulated current source comprising several regulation loops with different bandwidths to provide a respective output current Iout. The known regulated current source includes a first regulation loop L1 having a low bandwidth, a first offset cancellation loop L2 with a medium bandwidth, and a second offset cancellation loop L3 with a high bandwidth. The second offset cancellation loop L3 is used to cancel any offset of an operational amplifier A2 in the first offset cancellation loop.

The first regulation loop L1 comprises a comparator A1 with its output coupled to a current output transistor Mp. The current output transistor is connected between the supply terminal Vbat and an output terminal for providing the output current Iout. A feedback is coupled between power transistor Mp and the inverting input for operational amplifier A1, thereby implementing the first regulation loop.

The operational amplifier A1 compares the feedback signal with a reference signal Vref applied to its non-inverting input and provides a respective control signal to the gate of output transistor Mp. To cancel any offset of the operational amplifier A1, three other operational amplifiers A2, A3 and A4 are used. The operational amplifier A2 forming a portion
of the first cancellation loop L2 also requires its own offset cancellation loop implemented by the second offset cancellation loop L3 and the operational amplifier A3.

For offset cancellation as well as for regulation, several switches are arranged in the regulated current source. The current source itself is operated by a clock signal.

In a first switching phase of the clock, the switches Sa between the inverting and non-inverting input of operation amplifier A2 and SI are closed. Capacitor CI thereby stores voltage equal two a reference signal VrefO, as operational amplifier A3 of the second offset cancellation loop L3 provides a respective supply signal to operational amplifier A2.

In a second phase of the clock signal, switches SB and SI are open, while switches S2 and Sa are closed. During this phase, the output signal of operational amplifier A2 now with a significantly reduced offset due to the offset cancellation loop L3 provides a control signal to the inverting input of operational amplifier A4 and capacitor C2. At the same time, operational amplifier A2 receives the reference signal Vref at its non-inverting input and the feedback signal from the main regulation loop LI at its inverting input signal.

In steady state, capacitor C2 stores a voltage equal to reference voltage Vref1, as operational amplifier A4 provides the offset cancellation signal for operational amplifier A1 in the main loop. If regulation loop LI is active, operational amplifier A1 will have a balanced offset signal over a number of clock cycles.
To provide the respective stability of all regulation and offset cancellation loops, offset cancellation loop L3 requires a high bandwidth than offset cancellation loop L2. At the same time, the main regulation loop LI requires a lower bandwidth compared to the first cancellation loop. This poses a bandwidth limit.

Further to this limitation, an offset cancellation is only achieved if the main regulation loop LI is stable. During transience, no offset cancellation may exist.

To this extent, FIG. 1 illustrates an embodiment of the proposed principle of a regulated current source. The regulated current source according to FIG. 1 comprises a main regulation loop LI as indicated, and an offset cancellation loop L2.

The main regulation loop comprises an operational amplifier A1 which is implemented as a fully differential operational amplifier. The non-inverting output of the operational amplifier A1 providing output signal outp is coupled via a first switch S1 to the gate of the output transistor Mp providing the output current lout. Between resistor Rs and output transistor Mp, a feedback node for feedback signal Vfb is coupled via switch SC to the inverting input of operational amplifier A1. The non-inverting input of amplifier A1 is connected via switch SD to a reference signal Vref. The two inputs of amplifier A1 are also connected via switches Sa and Sb to a common mode reference Vc. The switches Sa and Sb are operated in a specific mode as it will be explained in greater detail below. The common mode reference Vc could be the same as Vbat.
The offset cancellation loop comprises an operational amplifier A2 with an inverting and non-inverting input. The inverting input is connected via switch Sp to the non-inverting output outp of operational amplifier A1. The non-inverting input is coupled via switch Sn to the inverting output outn of operational amplifier A1. Further, capacitances C1 and C2 are connected between the inputs of amplifier A1 and the respective switches. They are used to store respective signals applied to operational amplifier A2 during operation of the circuit. The output of operational amplifier A2 providing output signals icp and icn are connected to respective supply terminals of operational amplifier A1.

To provide an offset cancellation and reduce any spikes during operation of the regulated current source, a unity gain buffer is substantially arranged in parallel to switch SI. Particularly, the unity gain buffer is coupled to a first node Vs between the gate of transistor Mp and switch SI and with a second node via switch Se to the non-inverting output of operational amplifier A1.

Finally, node Vs is connected via capacitor C to supply terminal Vbat. Switch S2 for selectively activating or deactivating the regulated current source is arranged in parallel to capacitor C.

FIG. 2 illustrates a time-signal diagram of several signals applied to the embodiment of the regulated current source according to FIG. 1.

The regulated current source is operated in consecutive sequential cycles, namely regulation cycle, refresh cycle,
and equalizer cycle. Starting with a first refresh cycle, switches SI, S2, Se, Sc and Sd are open, while switches Sa, Sb, Sn and Sp are closed. Common mode voltage signal Vcm is both applied to the non-inverting and to the inverting input of operational amplifier A2 of the main regulation loop. If there is no internal offset voltage in operational amplifier A1, the difference between the output signals outp and outn must be zero as well. If there is any offset, said offset will result in a difference applied to operational amplifier A2 of the offset cancellation loop. In response to any offset signal provided by operational amplifier A1, the offset cancellation loop provides output signals icp and icn to cancel the offset signal in amplifier A1.

After the first refresh cycle, the switches Sa, Sb, Sn and Sp are open and the current source starts the regulation cycle by closing switch SI, Sc and Sd. Reference signal Vref is now applied to operational amplifier A1. In response to a comparison between the feedback signal Vfb and the reference signal Vref, the operational amplifier provides an output signal outp applied to power transistor Mp to drive the transistor. The transistor provides the respective regulated output current lout.

After the regulation cycle is finished, the second refresh cycle starts by opening switch SI, Sc and Sd, thereby separating the feedback signal Vfb as well as the reference signal Vref from the respective input terminals of operational amplifier A1. Similar to the first refresh cycle, any offset in operational amplifier A1 is cancelled by the offset cancellation loop L2.
The second refresh cycle and any refresh cycle afterwards are immediately followed by an equalizer cycle. For this purpose, switch SI remains open, switches Sa, Sb, Sn and Sp are opened as well. Switch Se coupling the unity gain buffer to the output of operational amplifier A1 is now closed as well as switches Sc and Sd. The operational amplifier compares the feedback signal Vfb with the reference signal and provides an output signal outp to the still open switch SI. The unity gain buffer now arranged in parallel to switch SI has the purpose of equalizing a signal at node VS with the signal outp provided by operational amplifier A1. After the equalization process at the end of the equalizer cycle, any potential at node VS is equal to the potential at the output of operational amplifier A1. Closing switch SI with the beginning of the next regulation cycle will therefore not provoke any spike on the output current lout.

Further, during the refresh and the equalizer cycle, the output current lout is given by the output current during the last regulation cycle. This is achieved by the unity gain buffer arranged in parallel to switch SI and capacitor C connected between node VS and supply terminal Vbat.

During the regulation cycle, switch SI is closed and the feedback signal Vfb regulated to the reference signal Vref by the main regulation loop and the amplifier A1. The current output lout is given by

\[ lout = \frac{(Vbat - Vref)}{Rs} \]

wherein Rs is the resistance value in the resistor connected between supply terminal Vbat and output transistor Mp.
In the refresh cycle following the regulation cycle, the operational amplifier A2 of the offset cancellation loop generates, if necessary, the supply signals icp and icn such that output signal outp is regulated to output signal outn of operational amplifier A1. During this phase, both capacitors CI and C2 are charged to a value of outp = outn. The output current Iout stays to the value at the end of the previous regulation cycle.

In the following equalizer cycle, just before the next regulation cycle, the output node outp of operational amplifier A1 is equalized to the voltage at node VS. This equalization process assures that the voltage at VS and the control signal of operational amplifier A1 in the following regulation cycle are at the same potential before the start of the regulation cycle.

As such, the regulation cycle may be much longer than the following refresh and equalizer cycle. The equalizer cycle may be only a few per cent of the refresh cycle sufficient to equalize the signal at node VS with the output signal outp of operational amplifier A1. For example, the regulation cycle may be in the range of a few hundred µs up to a few milliseconds, while the refresh cycle is about a few µ-seconds. The equalizer cycle is only a few hundred nanoseconds long, and sufficiently long enough to obtain equalization of the potential on both sides of switch SI.

FIG. 3 illustrates a unity gain buffer to be used in the regulated current source according to the present invention. The unity gain buffer equalizes signal Vs applied to gate terminal of transistor M1 to output signal Ve. For this purpose, signal Vs is basically mirrored via transistors M1,
M2, M3 and M4 to the respective output terminal. The current Icnl given by current source I1 flowing through transistor M1, M5 and M9 is mirrored into transistor M10, M11 and M12. If the transistors M9 to M12 carry equal currents, the respective gate-to-source voltages of transistors M1, M2, M3 and M4 are equal as well. Hence, the output signal Vc provided at a node between transistor M8 and M12 and also applied to gate of transistor M4 is equal to input signal Vs. The current flowing through M2 and M6 is mirrored to transistors M3 and M7, respectively.

The embodiment of FIG. 3 provides an output signal Vc equal to node Vs without loading the node Vs itself. This feature is important for a continuous output current lout.

As a result, the equalizer according to FIG. 3 smoothly transfers the original value of signal at node VS to the operational output terminal of amplifier A1 without loading the node VS itself. At the end of the equalizer cycle, both signals are equal and after switch SI is closed, no spike or signal transient in the control signal applied to gate terminal of transistor Mp takes place.

An embodiment of an operational amplifier to be used for the main regulation loop is illustrated in FIG. 4. The voltage to voltage amplifier comprises an input portion including a differential amplifier with transistors M21 and M22 as well as an output portion with nodes 11 and 12 for providing output voltage signals outp and outn. A supply terminal provides the supply voltage to transistors M23 and M24 in the output path, which are connected to transistors M25 and M26, respectively. A node between transistor M23 and M25 is coupled to transistor M22 of the differential amplifier. A
node between transistors M24 and M26 is connected to transistor M21 of the differential amplifier. The gates of transistors M23 and M24 are coupled to output node 12.

In operation of the amplifier according to FIG. 4, the feedback signal and the reference signal are applied to the respective input terminals inn or inp, respectively. The amplifier provides a current to the output path and to the respective nodes.

To cancel an existing offset of the operational amplifier in FIG. 4, additional current is subtracted or added at nodes Vj1 and Vj2, respectively. These nodes are arranged between transistors M23, M25 and M24, M26. The added or subtracted current cancels any offset in the output signals outp, outn of the differential amplifier.

FIG. 5 illustrates an embodiment of a voltage to current amplifier used in the offset cancellation loop. The amplifier comprises a differential amplifier including transistors M41 and M42. At the gate of transistor M41, the voltage signal VC1 generated by capacitor C1 in the embodiment of FIG. 1 is applied, too. Accordingly, the gate of transistor M42 receives signal VC2 originated from capacitor C2. Transistor M43 is connected in series to transistor M41 and coupled with its gate to node 21. Transistor M44 is coupled with its gate to node 23. Nodes 21 and 23 are the output nodes of the differential amplifier and connected to the gates of current output transistors M45 and M46. Depending on the signals VC2, VC1 applied to the gates of the differential amplifier transistors, the output transistors M45 and M46 provide respective output currents icn and icp to nodes Vj2 and Vj1, respectively.
Patent claims

1. A regulated current source, comprising:

5 - controllable output means (Mp), coupled to a supply terminal and to an output terminal to provide an output current (Iout);

- a first regulation loop comprising first comparing means (A1) to provide a control signal to the controllable output means (Mp) in response to a feedback signal (Vfb) and a reference signal (Vref);

- a first switch (SI) between the controllable output means (Mp) and an output of the first comparing means (A1);

- an offset cancellation loop having second comparing means (A2) coupled with its input to the output of the first comparing means (A1) to provide an offset cancellation signal to the first comparing means (A1)

- a unity gain buffer coupled to a node (Vs) between the first switch (SI) and the controllable output means (Mp) and selectively switchable arranged in parallel to the first switch (SI).

2. The current source of claim 1, wherein

- the current source is adapted to close the first switch (SI) during a regulation cycle of the first regulation loop;

- the offset cancellation loop is adapted to provide the offset cancellation signal during a refresh cycle of the first regulation loop;

- the current source is adapted to operate the unity gain buffer between the refresh cycle and the regulation cycle.
3. The current source according to any of claims 1 to 2, wherein the first comparing means comprise a differential operational amplifier (A1), wherein one output is coupled to the first switch (S1).

4. The current source according to any of claims 1 to 3, wherein the second comparing means comprise a differential amplifier (A2), coupled with its inputs via respective switches (Sp, Sn) to the output of the first comparing means (A1) and with its output to a supply of the first comparing means.

5. The current source according to any of claims 1 to 4, wherein the second comparing means comprise at least one capacitor (C1, C2) coupled between one of the inputs and the respective switch (Sp, Sn).

6. The current source according to any of claims 1 to 5, further comprising a capacitor (C) coupled to the supply terminal and the node (Vs).

7. The current source according to any of claims 1 to 6, further comprising switching means (Sa, Sb) coupled to a common reference and to the input of the first regulation loop, the switching means (Sa, Sb) to be operated, in particular to be closed, during the refresh cycle.

8. The current source according to any of claims 1 to 7, wherein the unity gain buffer is adapted to mirror a signal at the node (Vs) to the output of the first regulation loop between the refresh cycle and the regulation cycle.
9. Method for operating a regulated current source, the regulated current source having an output device (Mp) and a regulation loop (LI) comprising a comparator (Al), the method comprising:

- regulating an output current by comparing a feedback signal (Vfb) with a reference signal to provide a current control signal in response thereto;
- evaluating an offset in the evaluation loop;
- applying an offset cancellation signal to the regulation loop in response to evaluating the offset;
- equalizing a potential on a control input of the output device (Mp) to an output of the comparator before regulating an output current.

10. The method according to claim 9, wherein the step of evaluating an offset is done in a first time period, the step of equalizing a potential is done in a subsequent second time period and the steps of regulating an output current and applying an offset cancellation signal are done in a subsequent third time period.

11. The method of claim 10, wherein the first, second and third time period are cyclically repeated, wherein the third time period is longer than the first time period and the first time period is longer than the second time period.
FIG 3

[Diagram of a circuit with transistors labeled M1, M2, M3, M4, M5, M6, M7, M8, M9, M10, M11, M12 and input/output ports labeled Vbat, I1, I2, Vs, Ve, Icn1]
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

 According to International Patent Classification (IPC) and both national classification and IPC

INV. G05F3/08 H03G1/00 H05B33/08

ADD.

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05F H03G H05B H03F H03K G11B H04L H03L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>EP 2 197 244 AI (AUSTRIAMICROSYSTEMS AG [AT]) 16 June 2010 (2010-06-16)</td>
<td>1-11</td>
</tr>
<tr>
<td></td>
<td>paragraph [0002] - paragraph [0079] ; figure 4a</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>paragraph [0009] - paragraph [0047] ; figure 3-7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>paragraph [0019] - paragraph [0063] ; figure 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[X] Further documents are listed in the continuation of Box C.  
[X] See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" documents which may throw doubts on priority claim(s) or which are cited to establish the publication date of another citation or other special reasons (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"Z" document member of the same patent family

Date of the actual completion of the international search

11 June 2012

Date of mailing of the international search report

16/07/2012

Name and mailing address of the ISA/

European Patent Office, P.B. 5818, Patentaand 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040; Fax: (+31-70) 340-3018

Authorized officer

Hernandez Serna, J
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>US 5 218 320 A (ALBOUY PIERRE [FR] ET AL) 8 June 1993 (1993-06-08) claims 1-2 figures 1-4</td>
<td>1-11</td>
</tr>
<tr>
<td>A</td>
<td>WO 01/35529 A2 (GLOBAL COMM TECHNOLOGY INC [US]) 17 May 2001 (2001-05-17) page 9, line 5 - page 55, line 15</td>
<td>1-11</td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>-----------------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>EP 2197244 A1</td>
<td>16-06-2010</td>
<td>AT 519355 T</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 2197244 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2007290746 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2007149257 A2</td>
</tr>
<tr>
<td>WO 2006137034 A1</td>
<td>28-12-2006</td>
<td>AT 453952 T</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 101204006 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1897215 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2008544683 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 20080018276 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2006137034 A1</td>
</tr>
<tr>
<td>US 5218320 A</td>
<td>08-06-1993</td>
<td>CA 2070611 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69200132 D1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69200132 T2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0517599 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ES 2053350 T3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FR 2677512 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 5183354 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5218320 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2003030468 A1</td>
</tr>
<tr>
<td>US 2007278994 A1</td>
<td>06-12-2007</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 02097993 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1228564 A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 0135529 A2</td>
</tr>
</tbody>
</table>