(51) International Patent Classification:  
H03F 1/32 (2006.01)

(21) International Application Number:  
PCT/US2015/046424

(22) International Filing Date:  
21 August 2015 (21.08.2015)

(25) Filing Language:  
English

(26) Publication Language:  
English

(30) Priority Data:  
62/040,999  22 August 2014 (22.08.2014) US  
14/832,982  21 August 2015 (21.08.2015) US

(71) Applicant: LOCKHEED MARTIN CORPORATION  
[US/US]; 6801 Rockledge Drive, Bethesda, Maryland 20817-1877 (US).

(72) Inventors: BJORKMAN, Marc Ronald; 9166 Viaggio  
Way, Highlands Ranch, Colorado 80126 (US).  
LANCESTER, Kim Thomas; 18 Riverstone Circle, New  
Hope, Pennsylvania 18938 (US).  
MCKINNON, Douglas V.; 6136 Bobcat Bluff, Littleton, Colorado 80124 (US).  
ROZARIO, Novellone; 146 Elton Avenue, Trenton, New  
Jersey 08620 (US).  
TEIXEIRA, Jason Michael; 361 Back Creek Road, Swedesboro, New Jersey 08085 (US).

(54) Title: MULTI-STAGE LINEARIZER

(57) Abstract: A high-linearity linearizer system includes a multi-stage linearizer circuit formed by cascading multiple linearizer circuits. The multi-stage linearizer circuit is configured to pre-distort an input signal to generate a pre-distorted signal. A non-linear high-power amplifier (HPA) having non-linear characteristics is coupled to the multi-stage linearizer circuit and is configured to amplify the pre-distorted signal. Pre-distortion characteristics of the multi-stage linearizer circuit are configured to counter the non-linear characteristics of the non-linear HPA and to compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.
MULTI-STAGE LINEARIZER

CROSS-REFERENCE TO RELATED APPLICATIONS


STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[0002] Not applicable

FIELD OF THE INVENTION

[0003] The present invention generally relates to linearizers, and more particularly, to high-linearity multi-stage linearizer.

BACKGROUND

[0004] Performance of communications systems is driven by many factors that relate to either signal fidelity or signal-to-noise ratio (SNR). Fidelity relates to the faithful reproduction of the shape of the signal. SNR relates to the noise and interference levels in the system that transmits the signal. Designers and operators of communications systems that include an element that repeats the signal, such as a satellite transponder, strive to minimize the degradations to fidelity and SNR that occur in the transmission system. One parameter of a communications system, among others, that characterizes degradation is linearity. Linearity is typically most affected by the amplifiers in a communications system, particularly the final amplifier in the systems, also known as the high-power amplifier (HPA). HPAs in satellite systems are typically either solid state power amplifiers (SSPAs) or travelling-wave tube amplifiers (TWTAs).

[0005] In linear communications systems, the output signal \((y)\) is linearly proportional to the input signal \((x)\), related by only a multiplier (e.g., an amplification factor, \(a\)) and a constant (e.g., a bias, \(b\)). A plot of the output signal versus the input signal would produce a straight line (e.g., \(y = ax + b\)). Actual and practical communication systems amplifiers are typically linear over a limited range of input signal levels. For example, in the amplitude transfer function graph that has input signal level on the horizontal axis and output signal level on the vertical axis, as the input signal increases past this linear region, the output signal starts to compress (e.g., have reduced amplification) and will typically saturate (e.g., reach a level in which the output no
longer increases as the input level increases). Similar linearity issues affect the phase response of an amplifier as well.

[0006] While practical amplifiers cannot avoid this non-linear behavior, users and designers of communications systems strive to minimize the extent of the non-linear region of the amplitude and phase transfer functions, attempting to match the performance of a practical ideal amplifier, which is perfectly linear until saturation is reached. In a typical application, a target linearity for a particular type of communications signal is determined, and then the amplifier is backed-off (e.g., input signal is moved lower than saturation) to an operating point that enables amplifier linearity performance to match requirements. A more linear system allows the system to be backed-off less, therefore, enabling higher output power (which benefits SNR), saving critical power resources, or both.

[0007] One way to allow an amplifier to more closely match the performance of an ideal practical amplifier is to use a linearizer. A linearizer is typically utilized in the amplification stages prior to the final HPA, with the objective of attempting to pre-distort the signal in such a way that the signal passing through the linearizer and then the HPA more closely matches the performance of an ideal practical amplifier. The linearizer attempts to provide the inverse of the shape of the HPA amplitude and phase, thereby, yielding a more linear amplifier function. Current generation linearizers, generally devised in the 1990s, provide acceptable performance. However, new satellite applications are moving to signal types that require higher (e.g., ultra-high) linearity and higher power to preserve the fidelity of the signal without excessive back-off. These systems may typically employ higher-order modulation types (e.g., 16APSK, 32APSK ... 256APSK).

SUMMARY

[0008] In some aspects, a high-linearity linearizer system includes a multi-stage linearizer circuit formed by cascading multiple linearizer circuits. The multi-stage linearizer circuit is configured to pre-distort an input signal to generate a pre-distorted signal. A non-linear high-power amplifier (HPA) having non-linear characteristics is coupled to the multi-stage linearizer circuit and is configured to amplify the pre-distorted signal. Pre-distortion characteristics of the multi-stage linearizer circuit is configured to counter the non-linear characteristics of the non-linear HPA and to compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.
In other aspects, a method of compensating non-linearity of a non-linear high-power amplifier (HPA) includes providing a multi-stage linearizer circuit by cascading a plurality of linearizer circuits. The multi-stage linearizer circuit is configured to pre-distort an input signal to generate a pre-distorted signal. The non-linear HPA is coupled to the multi-stage linearizer circuit. The non-linear HPA is configured to amplify the pre-distorted signal. The non-linear HPA has non-linear characteristics, and the multi-stage linearizer circuit has pre-distortion characteristics that counter the non-linear characteristics of the non-linear HPA and compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.

In yet other aspects, a satellite communication system includes a satellite transmit antenna configured to transmit signals to a ground receiver antenna. A non-linear high-power amplifier (HPA) having non-linear characteristics is coupled to the satellite transmit antenna. A multi-stage linearizer circuit is coupled to the non-linear high-power HPA. The multi-stage linearizer circuit is formed by cascading a plurality of linearizer circuits and is configured to pre-distort an input signal to provide a pre-distorted signal to the non-linear high-power HPA. The non-linear high-power HPA is configured to amplify the pre-distorted signal, and pre-distortion characteristics of the multi-stage linearizer circuit is configured to counter the non-linear characteristics of the non-linear HPA and to compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.

The foregoing has outlined rather broadly the features of the present disclosure in order that the detailed description that follows can be better understood. Additional features and advantages of the disclosure will be described hereinafter, which form the subject of the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present disclosure, and the advantages thereof, reference is now made to the following descriptions to be taken in conjunction with the accompanying drawings describing specific aspects of the disclosure, wherein:

FIG. 1A is a conceptual diagram illustrating an example of a communication system using a single linearizer.

FIG. 1B is a diagram illustrating an example plot of power amplifier transfer functions.

FIG. 1C is a diagram illustrating examples of power amplifier characteristics and linearizer pre-distortion characteristics used in linearization by pre-distortion.
FIG. 2A is a diagram illustrating an example of a communication system using a multi-stage linearizer, according to certain aspects.

FIGS. 2B-2C are diagrams illustrating an example of a multi-stage linearization curve fitting, according to certain aspects.

FIGS. 3A-3B are diagrams illustrating examples of a single linearization block and a multi-stage linearization block used in a transmit path, according to certain aspects.

FIG. 4 is a diagram illustrating an example plot showing DC power saving of a high-power amplifier with improved linearization, according to certain aspects.

FIG. 5 is a diagram illustrating example plots showing ability to use higher order modulation with improved linearization of a power amplifier, according to certain aspects.

FIG. 6 is a diagram illustrating example plots showing ability to use less DC power with improved linearization of a power amplifier, according to certain aspects.

FIG. 7 is a flow diagram illustrating an example of a method for compensating non-linearity of a non-linear high-power amplifier, according to certain aspects.

FIG. 8 is a diagram illustrating an example of a system for implementing some aspects of the subject technology

DETAILED DESCRIPTION

The detailed description set forth below is intended as a description of various configurations of the subject technology and is not intended to represent the only configurations in which the subject technology can be practiced. The appended drawings are incorporated herein and constitute a part of the detailed description. The detailed description includes specific details for the purpose of providing a thorough understanding of the subject technology. However, it will be clear and apparent to those skilled in the art that the subject technology is not limited to the specific details set forth herein and can be practiced using one or more implementations. In one or more instances, well-known structures and components are shown in block diagram form in order to avoid obscuring the concepts of the subject technology.

The present disclosure is directed, in part, to methods and configuration for providing a high-linearity multi-stage linearizer. The linearizer of the subject technology improves the linearity of the amplifiers that drive the HPA in communications systems to a level significantly
beyond the current state of the art. The subject solution enables advanced applications such as (but limited to) ultra-high definition TV (UHDTV), high-throughput satellites (HTS), ultra-high quality contribution services, and more. Current state of the art linearizers are typically a single-stage linearizer with fixed bias (non-modifiable performance) over the life of the linearizer in the communication system. The subject technology improves linearization of the power amplifier by using a multi-stage linearizer.

[0026] FIG. 1A is a conceptual diagram illustrating an example of a communication system 100A using a single linearizer 102. The communication system 100A includes, but is not limited to, a linearizer 102, a bias circuit 104, a power amplifier 106, a transmit antenna 108 (e.g., a satellite transmit antenna) and a receive antenna 110 (e.g., a ground receive antenna). The input signal (e.g., a transmit signal) to the linearizer 102 is provided by other circuitry including RF driver stages not shown for simplicity. The linearizer 102 pre-distort the transmit signal and provides a pre-distorted signal to the power amplifier 106. The pre-distortion characteristics of the linearizer 102 are desirable if they counter the non-linearity characteristics of the power amplifier such that the non-linearity of the power amplifier is compensated by the pre-distortion characteristics of the linearizer. The bias circuit 104 provides a fixed bias current (or voltage) for the linearizer 102. The fixed bias is designed to enable the linearizer to provide the desired pre-distortion characteristics. However, the ability of a single-stage fixed-bias linearizer in compensating the non-linear characteristics of a high-power amplifier is quite limited. The subject technology provides improved pre-distortion characteristics that are capable of compensating the non-linearity of a high-power amplifier and allows using signals with higher-order modulation types (e.g., 16APSK, 32APSK ... 256APSK). The non-linearity characteristics of power amplifiers and the pre-distortion characteristics of linearizers are explained in more details herein

[0027] FIG. 1B is a diagram illustrating an example plot 100B of power amplifier transfer functions. The plot 100B includes transfer function 120, 122, and 124 of an ideal power amplifier, a practical power amplifier, and a typical power amplifier, respectively. The transfer function herein is an amplitude transfer function defined as the variation of the output power magnitude versus the input power magnitude (also known an AM-AM response). The transfer function 120 of the ideal power amplifier is a linear function over the entire range of the input power. No practical amplifier has such an ideal characteristics. In a practical amplifier the transfer function 122 saturates at an input power level, after which the output power stays constant. The typical amplifier transfer function 124 is even farther from the ideal transfer function and only follows the ideal behavior up to a certain level of input power and after
reaching the saturation level of the practical amplifier transfer function (e.g., 122) may start dropping. The input power level at which the typical amplifier transfer function 124 is deviated from the ideal transfer function 120, by 1-dB of output power, is known as the 1-dB compression point. The objective of the subject technology is to improve linearity of the high-power amplifier (e.g., with higher 1-dB compression point) by providing a multi-stage linearizer.

[0028] FIG. 1C is a diagram illustrating examples of power amplifier characteristics and linearizer pre-distortion characteristics used in linearization by pre-distortion. A power amplifier 106 is preceded by a linearizer 102 which is used to pre-distort a transmit signal before reaching the power amplifier 106. The non-linearity characteristics of the power amplifier 106 have to be compensated by the countering pre-distortion characteristics of linearizer 102. The non-linearity characteristics of a power amplifier (e.g., 106) includes the amplitude characteristic (e.g., transfer function) 132 (e.g., AM-AM response) and a phase characteristic (e.g., phase response) 138 (also known as AM-PM response) showing variation of a phase of the output power of the power amplifier versus amplitude values of the input power of the power amplifier. The pre-distortion characteristics of the linearizer 102 also include a pre-distortion amplitude characteristic (e.g. transfer function) 130 and a pre-distortion phase characteristic (e.g., phase response) 136.

[0029] The composite effect of the linearizer 102 and the power amplifier 106 can be obtained by combining the predistortion characteristics 130 and 136 of the linearizer 102 with the non-linearity characteristics 132 and 138 of the power amplifier 106. The combination can be achieved by multiplying the amplitude transfer function 132 by the pre-distortion amplitude characteristic 130, and by adding the phase responses 138 and 136. The resulting amplitude and phase characteristics 134 and 140 are shown to approach characteristics of a practical power amplifier. The phase characteristic of a practical amplifier deviates from zero by a small value at some input power levels and is zero at some other input power levels. In ideal conditions, the pre-distortion amplifier characteristic 130 of the linearizer 102 needs to be an inverse of the transfer function 132 of the power amplifier 106 and a pre-distortion phase response 136 of the linearizer 102 needs to oppose (e.g., have the same amplitude but opposite sign) the phase response 138 of the power amplifier 106. In a practical situation, however, the above ideal conditions can only be achieved in a limited range of the input power and the improvement of the linearization extends that limited range to higher values of input power, as further described herein.

[0030] FIG. 2A is a diagram illustrating an example of a communication system 200A using a multi-stage linearizer 202, according to certain aspects. The communication system 200A is
similar to the communication system 100A of FIG. 1A, except for a multi-stage linearizer 202 that is replacing the single-stage linearizer circuit 102 of FIG. 1A. The multi-stage linearizer 202 can be formed by series combination, parallel combination, or series and parallel combinations of a number of linearizer circuits. For example, in the multi-stage linearizer 202, two parallel branches of linearizer circuits are formed by cascading linearizer circuits 201 (e.g., 201-1, 201-2 …201-N) and 203 (e.g., 203-1, 203-2 …203-K) in two parallel branches. In one or more implementations, N and K may be the same or different integer numbers and the number of branches may be more than two (e.g., M, such as three or four).

[0031] The multi-stage linearizer 202 allows improved linearization of the power amplifier 106 by providing a higher number of degrees of freedom. In some implementations, the cascaded linearizer circuits 201 and 203 can have similar or different pre-distortion characteristics. For example, the cascaded linearizer circuits 201 may be similar but have different pre-distortion characteristics then one or more of the linearizer circuits 203. The effect of the series and parallel combinations of the cascaded linearizer circuits 201 and 203 can be analyzed by a curve fitting approach. This approach allows determination of a configuration of the series and parallel combinations that achieves a desired level of linearity. The configuration of the series and parallel combinations is defined by a first count (e.g., N or K) of the one or more linearizer circuits in each branch and a second count (e.g., M) of the two or more branches. The desired level of linearity is defined by an R-squared ($R^2$) value (e.g., 0.995) of the curve fit as described in more detail herein. The $R^2$ value is also known from the field of statistics as a coefficient of determination, wherein a larger value (with a maximum value of 1.0) indicates that a modelled behavior is more explained by the parameters in the model.

[0032] FIGs. 2B-2C are diagrams illustrating an example of a multi-stage linearization curve fitting, according to certain aspects. The multi-stage linearizer operating principle is best described by the principle of fitting a polynomial equation of arbitrary order to a performance curve in order to approximate the desired end-to-end characteristic performance. The curves that are being fit are the pre-distortion characteristic curves (e.g., 130 and 136 of FIG 10OC) of the linearizer (e.g., the multi-stage linearizer 202 of FIG. 2A) that are desired to be exactly opposite (e.g., in an ideal situation) of the non-linearity characteristics (e.g., amplitude and phase characteristics) of the power amplifier, as described above. The diagram of FIG. 2B illustrates how a multi-stage linearizer can improve linearity of a typical characteristic (e.g., amplitude and phase) of a power amplifier (e.g., a travelling wave tube amplifier (TWTA) of a satellite communication system). A curve 220 shows the nonlinear amplitude characteristics of the power amplifier (e.g., TWTA). The curve 230 is the result of combination of the amplitude
characteristic of the power amplifier and a pre-distortion amplitude characteristic of a multi-stage linearizer (e.g., 202). The ideal practical pre-distortion would yield a cascaded performance that exactly matches performance of to the practical amplifier, as shown in FIG. 1B.

[0033] When multiple linearizers are combined to form a multi-stage linearizer (e.g., 202), a higher number of degrees of freedom can be achieved that allows the cascaded multi-stage linearizer to implement a higher-order polynomial fit to the non-linear amplifier characteristics. As the polynomial order of the curve fit is increased, it can better match the shape it has to achieve to realize the ideal practical amplifier performance for the cascade of the linearizer and the amplifier. One can envision that a single linearizer provides a certain order (e.g., N) of curve fitting to the non-linear amplifier amplitude and phase performance, where N represents the degrees of freedom in the polynomial fit. If the amplifier performance demands a higher-order curve fit, then a single linearizer would only be able to approximate the required fit. In order to extract more performance and more closely match the ideal or ultra-high linearity performance, multiple linearizers are cascaded to achieve a higher order (2N, 3N, ...), which results in a quantitatively significant increase in linearity for the linearizer and amplifier cascaded pair. The curves 240, 242, and 244 correspond to a 2nd order linearizer, an ideal linearizer, and a 4th order linearizer, respectively. The diagram of FIG. 2C is a zoom-in view of the diagram of FIG. 2B. As shown in FIG. 2C, the 4th order linearizer (e.g., curve 244) has a better fit to the ideal linearizer (curve 240) than the 2nd order linearizer (e.g., curve 242). The better fit is indicated by a higher R² value for the 4th order linearizer. In some implementations, the R² value can be an indicator of the desired level of linearity of the linearized power amplifier.

[0034] FIGs. 3A-3B are diagrams illustrating examples of a single linearization block 320 and a multi-stage linearization block 350 used in transmit paths 300A and 300B, according to certain aspects. A transmit path 300A of FIG. 3A includes a radio-frequency (RF) driver amplifier stage (s) 310, the single linearization block 320, and an RF power amplifier stage(s) 330. The description of the RF driver amplifier stage (s) 310 and RF power amplifier stage(s) 330 are known and are skipped here for brevity. The single linearization block 320 includes coupling capacitors C1 and C2 and the linearizer circuit 322 including a transistor (e.g., a field effect transistor (FET)) Q, a resistor R, and inductors LI and L2. The transistor Q is biased in such a way that the drain to source path is a series connection, from an input 315 to an output 325 of the linearizer circuit 322. As the gate-to-source bias potential of the transistor Q is adjusted, the impedance of the drain-to-source connection varies according to the transconductance of the transistor Q. The bias voltage Vb is applied in such a way that the voltage drop from drain-to-source of the transistor Q remains at 0V, while the voltage drop from
gate-to-source of the transistor Q becomes more negative with increased bias voltage \( V_b \). With this configuration, as the RF input signal increases, the insertion loss of the linearizer circuit 322 decreases. The value of components (e.g., R, LI, and L2) in the linearizer circuit 322 and the bias voltage \( V_b \) are optimized in order to make the AM-AM and AM-PM responses of the linearizer circuit 322 counter the respective AM-AM and AM-PM responses of the RF power amplifier stage(s) 330. The single linearizer circuit 322, however, can be optimized only for a very narrow window of RF power. The subject technology addresses this shortcoming by using a multi-stage linearizer, as described below.

[0035] FIG. 3B shows the transmit path 300B including the multi-stage linearizer block 350. The transmit path 300B is similar to the transmit path 300A except for the multi-stage linearizer block 350 that replaces the single linearization block 330 of FIG. 3A. The multi-stage linearizer block 350 includes coupling capacitors C1, C2, and C3, and the cascaded linearizer circuits 352 and 354. In this example, only two linearizer circuits are connected in series. In some implementations, the multi-stage linearizer block 350 can include more linearizer circuits (e.g., similar to or different from the linearizer circuit 322) coupled to one another in series or parallel or series and parallel combinations (e.g., similar to 202 of FIG. 2A). A multi-stage linearizer configuration (e.g., 350) addresses the limitation of the single linearizer (e.g., 320 FIG. 3A) by adding a second linearizer stage, or any number of stages. The more ideal the match is between the pre-distortion of the linearizer circuit and the power amplifier, the wider the RF output power dynamic range between the pair is.

[0036] In one or more implementations, the number of linearizer stages may be determined by the non-linearity characteristics of the power amplifier (PA) to be linearized and the desired level of linearity. Linearizers are tuned by taking the measured AM-AM and AM-PM response of the PA and adjusting the linearizer bias, the linearizer RF input drive level, and the PA input drive level, until various figures of merit (dependent on the requirements) are met. In a multi-stage linearizer, there can be \( 3^n \) more variables, where \( n \) is the number of linearizer stages. A typical linearizer is set to a compromise set of bias points within the circuitry that provides acceptable linearization performance over a wide range of operating conditions, such as the amplifier input power back-off and signal frequency. This linearity performance is typically characterized by the parameters such as carrier-to-3\(^{rd}\)-order intermodulation power ratio (C/3IM) or noise power ratio (NPR).

[0037] FIG. 4 is a diagram illustrating an example plot 400 showing DC power saving of a high-power amplifier with improved linearization, according to certain aspects. The plot 400
shows DC power level of a high-power amplifier versus linearity improvement (dB). The DC power level shown in percentile is relative to a DC high-power amplifier linearized with an unimproved linearizer that requires 3dB output back-off. The relative DC power of the power amplifier is seen to decrease as the linearizer performance improves (e.g., by using a multi-stage linearizer). For a typical satellite that may operate 68 power amplifiers (e.g., TWTAs) at 3 dB or more output back-off with a payload DC power of 14000W, a 0.4 dB increase in linearity, which allows 0.4 dB less output power back-off, could result in a 5% reduction in payload power, or 280W. This reduction in DC power provides a corresponding decrease in the cost of the various subsystems that support the payload, including the electrical power subsystem (batteries, solar array). Other advantageous features of the subject technology are described below.

[0038] FIG. 5 is a diagram illustrating example plots 502 and 504 showing ability to use higher order modulation with improved linearization of a power amplifier, according to certain aspects. The plots 502 and 504 show the linearity (characterized by NPR (in dB)) versus total power back-off for a power amplifier with an improved linearizer (e.g., multi-stage linearizer) and a power amplifier with a typical linearizer, respectively. The horizontal lines 510, 512, 514, and 516 divide the plane of the plot into a number of domains such as 32-PSK, 16-PSK, 8PSK, and 4-PSK modulation domains. For example, the 16-PSK domain shows a region of the plot where a linearized power amplifier operating in that region can be used in an RF transmitter applying the 16-PSK modulation scheme. In other words, the higher order modulation schemes are more demanding on the linearity of the power amplifier. The operating points A, B, and C correspond to three levels of total power back-off (e.g., ~3.5dB, ~4dB, and ~4.5dB). For the three operating points, the power amplifier with an improved linearizer (e.g., of plot 502) are capable of supporting a higher order modulation scheme. For instance, at operating point B, the power amplifier with the typical linearity (plot 504) can only support 8-PSK modulation scheme, whereas the power amplifier with the improved linearity (plot 502) can support 16-PSK modulation scheme, which provides higher fidelity.

[0039] The results shown by the plots 502 and 504 further indicate that at some particular back-off point, an improved linearizer may provide better linearity for a specific type of signal being carried through the linearizer. This improved linearity may be a key enabler for allowing signals that are highly susceptible to linearity degradations (such as higher-order modulations types, such as 32-PSK) to operate with adequate link margin in a reasonably-sized satellite system. The higher order modulation enabled by the linearity-improved system allows more information throughput through the system compared to an un-improved system at the same amplifier back-off point because the spectral efficiency (bps/symbol or bps/Hz) is increased. In
this case, the DC power resources used for the system may be approximately the same as the system with the un-improved linearizer, but more throughput is achieved, increasing the bits-per-second/Hz/SpS, a key benchmark for high-throughput satellite systems. The higher-order modulations would have higher spectral efficiency and therefore higher throughput or capacity, which translates into higher revenue for the operator. For example, the spectral efficiency could increase from QPSK-3/4 coding with a spectral efficiency of 1.45 bps/symbol to 8-PSK-3/4 coding with a spectral efficiency of 2.18 bps/symbol, for a -50% increase in capacity.

[0040] FIG. 6 is a diagram illustrating example plots 602 and 604 showing ability to use less DC power with improved linearization of a power amplifier, according to certain aspects. The plots 602 and 604 are similar to the plots 502 and 504 of FIG. 5, except that they are used to indicate power back-off reduction as a result of linearity improvement. For example, at a specific level of linearity (e.g., ~21.5dB) a typical linearity PA operates at point 612 on the plot 610, which corresponds to ~4.5dB power back-off, whereas at the same level of linearity, a linearity-improved PA operates at a point 622 on the plot 620, which corresponds to -0.25 dB lower (e.g., at 4.25dB) power back-off. In other words, a better linearity may be achieved at a specific operating point, but, if the system does not require improved linearity for the signal traffic type it is carrying, the improvement could be used to reduce the required DC power for the amplifier and the system as a whole.

[0041] FIG. 7 is a flow diagram illustrating an example of a method 700 for compensating non-linearity of a non-linear high-power amplifier, according to certain aspects. The method 700 includes providing a multi-stage linearizer circuit (e.g., 202 of FIG. 2A) by cascading a plurality of linearizer circuits (e.g., 201 or 203 of FIG. 2A) (710). The multi-stage linearizer circuit is configured to pre-distort an input signal (e.g., as seen from 130 of FIG. 1C) to generate a pre-distorted signal (720). The non-linear HPA (e.g., 106 of FIG. 2A) is coupled to the multi-stage linearizer circuit (730). The non-linear HPA is configured to amplify the pre-distorted signal (740). The non-linear HPA has non-linear characteristics (e.g., similar to 132 and 138 of FIG. 1C), and the multi-stage linearizer circuit has pre-distortion characteristics (e.g., similar to 130 and 136 of FIG. 1C) that counter the non-linear characteristics of the non-linear HPA and compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity (e.g., similar to 134 and 140 of FIG. 1C).

[0042] FIG. 8 is a diagram illustrating an example of a system 800 for implementing some aspects of the subject technology. The system 800, for example, may be a computer system that is used to analyze and/or simulate the multi-stage linearizer of the subject technology, for
example, to determine an optimized configuration of the multi-stage linearizer (e.g., 202 of FIG. 2A). The system 800 includes a processing system 802, which may include one or more processors or one or more processing systems. A processor can be one or more processors. The processing system 802 may include a general-purpose processor or a specific-purpose processor for executing instructions and may further include a machine-readable medium 819, such as a volatile or non-volatile memory, for storing data and/or instructions for software programs. The instructions, which may be stored in a machine-readable medium 810 and/or 819, may be executed by the processing system 802 to control and manage access to the various networks, as well as provide other communication and processing functions. The instructions may also include instructions executed by the processing system 802 for various user interface devices, such as a display 812 and a keypad 814. The processing system 802 may include an input port 822 and an output port 824. Each of the input port 822 and the output port 824 may include one or more ports. The input port 822 and the output port 824 may be the same port (e.g., a bi-directional port) or may be different ports.

[0043] The processing system 802 may be implemented using software, hardware, or a combination of both. By way of example, the processing system 802 may be implemented with one or more processors. A processor may be a general-purpose microprocessor, a microcontroller, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA), a Programmable Logic Device (PLD), a controller, a state machine, gated logic, discrete hardware components, or any other suitable device that can perform calculations or other manipulations of information.

[0044] A machine-readable medium can be one or more machine-readable media. Software shall be construed broadly to mean instructions, data, or any combination thereof, whether referred to as software, firmware, middleware, microcode, hardware description language, or otherwise. Instructions may include code (e.g., in source code format, binary code format, executable code format, or any other suitable format of code).

[0045] Machine-readable media (e.g., 819) may include storage integrated into a processing system such as might be the case with an ASIC. Machine-readable media (e.g., 810) may also include storage external to a processing system, such as a Random Access Memory (RAM), a flash memory, a Read Only Memory (ROM), a Programmable Read-Only Memory (PROM), an Erasable PROM (EPROM), registers, a hard disk, a removable disk, a CD-ROM, a DVD, or any other suitable storage device. Those skilled in the art recognizes how best to implement the described functionality for the processing system 802. According to one aspect of the disclosure,
a machine-readable medium is a computer-readable medium encoded or stored with instructions and is a computing element, which defines structural and functional interrelationships between the instructions and the rest of the system, which permit the instructions’ functionality to be realized. Instructions may be executable, for example, by the processing system 802 or one or more processors. Instructions can be, for example, a computer program including code for performing methods of the subject technology.

[0046] A network interface 816 may be any type of interface to a network (e.g., an Internet network interface), and may reside between any of the components shown in FIG. 8 and coupled to the processor via the bus 804.

[0047] A device interface 818 may be any type of interface to a device and may reside between any of the components shown in FIG. 8. A device interface 818 may, for example, be an interface to an external device that plugs into a port (e.g., USB port) of the system 800.

[0048] The description of the subject technology is provided to enable any person skilled in the art to practice the various aspects described herein. While the subject technology has been particularly described with reference to the various figures and aspects, it should be understood that these are for illustration purposes only and should not be taken as limiting the scope of the subject technology.

[0049] A reference to an element in the singular is not intended to mean "one and only one" unless specifically stated, but rather "one or more." The term "some" refers to one or more. Underlined and/or italicized headings and subheadings are used for convenience only, do not limit the subject technology, and are not referred to in connection with the interpretation of the description of the subject technology. All structural and functional equivalents to the elements of the various aspects described throughout this disclosure that are known or later come to be known to those of ordinary skill in the art are expressly incorporated herein by reference and intended to be encompassed by the subject technology. Moreover, nothing disclosed herein is intended to be dedicated to the public regardless of whether such disclosure is explicitly recited in the above description.

[0050] Although the invention has been described with reference to the disclosed aspects, one having ordinary skill in the art will readily appreciate that these aspects are only illustrative of the invention. It should be understood that various modifications can be made without departing from the spirit of the invention. The particular aspects disclosed above are illustrative only, as the present invention may be modified and practiced in different but equivalent manners.
apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular illustrative aspects disclosed above may be altered, combined, or modified and all such variations are considered within the scope and spirit of the present invention. While compositions and methods are described in terms of "comprising," "containing," or "including" various components or steps, the compositions and methods can also "consist essentially of" or "consist of" the various components and operations. All numbers and ranges disclosed above can vary by some amount. Whenever a numerical range with a lower limit and an upper limit is disclosed, any number and any subrange falling within the broader range are specifically disclosed. Also, the terms in the claims have their plain, ordinary meaning unless otherwise explicitly and clearly defined by the patentee. If there is any conflict in the usages of a word or term in this specification and one or more patent or other documents that may be incorporated herein by reference, the definitions that are consistent with this specification should be adopted.
WHAT IS CLAIMED IS:

1. A high-linearity linearizer system, the system comprising:
   a multi-stage linearizer circuit formed by cascading a plurality of linearizer circuits and
   configured to pre-distort an input signal to generate a pre-distorted signal; and
   a non-linear high-power amplifier (HPA) having non-linear characteristics coupled to the
   multi-stage linearizer circuit and configured to amplify the pre-distorted signal,
   wherein pre-distortion characteristics of the multi-stage linearizer circuit provide for
   countering the non-linear characteristics of the non-linear HPA and compensating a non-linearity
   of the non-linear HPA to achieve a desired level of linearity.

2. The system of claim 1, wherein the nonlinear characteristics comprise nonlinear
   amplitude and phase characteristics, wherein the pre-distortion characteristics comprise
   predistortion amplitude and phase characteristics, and wherein the cascaded plurality of linearizer
   circuits is formed by coupling the plurality of linearizer circuits in series.

3. The system of claim 1, wherein the cascaded plurality of linearizer circuits is formed by
   coupling the plurality of linearizer circuits in parallel.

4. The system of claim 1, wherein the cascaded plurality of linearizer circuits is formed by
   coupling the plurality of linearizer circuits to one another in series and parallel combinations.

5. The system of claim 4, wherein each of the series combinations comprises a branch
   formed by one or more linearizer circuits coupled in series, and wherein the parallel combination
   is formed by coupling two or more branches in parallel.

6. The system of claim 5, wherein a curve fitting approach is used to analyze an effect of the
   series and parallel combinations on the desired level of linearity and to determine a configuration
   of the series and parallel combinations that achieves the desired level of linearity.

7. The system of claim 6, wherein the desired level of linearity is defined by an R-squared
   value, and wherein the configuration of the series and parallel combinations is defined by a first
   count of the one or more linearizer circuits in each branch and a second count of the two or more
   branches.
8. The system of claim 1, wherein at least some of the plurality of linearizer circuits comprises a transistor coupled through a resistor and a first inductor to a bias voltage.

9. The system of claim 8, wherein the transistor comprises a field effect transistor (FET), wherein a gate node of the FET is coupled via a second inductor to ground potential and a drain node of the FET is coupled via the resistor to the bias voltage, and a source node of the FET is coupled via the first inductor to the drain node of the FET.

10. A method of compensating non-linearity of a non-linear high-power amplifier (HPA), the method comprising:
    providing a multi-stage linearizer circuit by cascading a plurality of linearizer circuits;
    configuring the multi-stage linearizer circuit to pre-distort an input signal to generate a pre-distorted signal;
    coupling the non-linear HPA to the multi-stage linearizer circuit; and
    configuring the non-linear HPA to amplify the pre-distorted signal,
wherein the non-linear HPA has non-linear characteristics, and
the multi-stage linearizer circuit has pre-distortion characteristics to counter the non-linear characteristics of the non-linear HPA and to compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.

11. The method of claim 10, wherein cascading the plurality of linearizer circuits comprises coupling the plurality of linearizer circuits in series, wherein the nonlinear characteristics comprise nonlinear amplitude and phase characteristics, and wherein the pre-distortion characteristics comprises predistortion amplitude and phase characteristics.

12. The method of claim 10, wherein cascading the plurality of linearizer circuits comprises coupling the plurality of linearizer circuits in parallel.

13. The method of claim 10, wherein cascading the plurality of linearizer circuits comprises coupling the plurality of linearizer circuits to one another in series and parallel combinations.

14. The method of claim 13, wherein each of the series combinations comprises a branch and the method further comprises forming the branch by coupling one or more linearizer circuits in series, and forming the parallel combination by coupling two or more branches in parallel.
15. The method of claim 14, further comprising using a curve fitting approach to analyze an effect of the series and parallel combinations on the desired level of linearity and to determining a configuration of the series and parallel combinations that achieves the desired level of linearity.

16. The method of claim 15, further comprising determining the desired level of linearity by determining an R-squared value, and determining the configuration of the series and parallel combinations based on a first count of the one or more linearizer circuits in each branch and a second count of the two or more branches.

17. The method of claim 10, further comprising providing at least some of the plurality of linearizer circuits by coupling a transistor to a bias voltage using a resistor and a first inductor.

18. The method of claim 17, wherein the transistor comprises a field effect transistor (FET), and the method further comprises coupling a gate node of the FET via a second inductor to ground potential, coupling a drain node of the FET via the resistor to the bias voltage, and coupling a source node of the FET via the first inductor to the drain node of the FET.

19. A satellite communication system comprising:
   a satellite transmit antenna configured to transmit signals to a ground receiver antenna;
   a non-linear high-power amplifier (HPA), having non-linear characteristics, coupled to the satellite transmit antenna; and
   a multi-stage linearizer circuit coupled to the non-linear high-power HPA, the multi-stage linearizer circuit being formed by cascading a plurality of linearizer circuits and being configured to pre-distort an input signal to provide a pre-distorted signal to the non-linear high-power HPA,
   wherein the non-linear high-power HPA is configured to amplify the pre-distorted signal, and pre-distortion characteristics of the multi-stage linearizer circuit are configured to counter the non-linear characteristics of the non-linear HPA and to compensate a non-linearity of the non-linear HPA to achieve a desired level of linearity.

20. The satellite system of claim 19, wherein the nonlinear characteristics comprises nonlinear amplitude and phase characteristics, wherein the predistortion characteristic comprises predistortion amplitude and phase characteristics.
FIG. 2B

2nd-order Polynomial Equation
\[ y = 0.0265x^2 - 0.2041x + 0.2387 \]
\[ R^2 = 0.9761 \]

4th-order Polynomial Equation
\[ y = 0.0001x^4 - 0.0018x^3 + 0.0172x^2 - 0.0504x + 0.0199 \]
\[ R^2 = 0.9996 \]
Zoom-in of lower portion of chart

2nd-order Polynomial Equation

\[ y = 0.0256x^2 - 0.2041x + 0.2387 \]

\[ R^2 = 0.9761 \]

4th-order Polynomial Equation

\[ y = 0.000194 - 0.0018x^3 + 0.0037x^2 - 0.0504x + 0.0119 \]

\[ R^2 = 0.9996 \]

FIG. 2C

230

240
As linearized performance improves, the DC power of the system relative to a system with a non-improved linearizer decreases.

Reference point: Non-improved linearized HPA requires 3 dB output power backoff to achieve the desired linearity performance.
Output Power Backoff for a specific linearity (~21.5 dB) improves by ~0.25 dB, reducing the amplifier size required to achieve identical output power and linearity, therefore saving DC power.

FIG. 6

Typical Linearity
Improved Linearity

[Diagram with axes labeled: Linearity (NR/PR) [dB] and Total Output Power Backoff [dB]]
Provide a multi-stage linearizer circuit by cascading a plurality of linearizer circuits (710)

Configure the multi-stage linearizer circuit to predistort an input signal to generate a pre-distorted signal (720)

Couple the non-linear HPA to the multi-stage linearizer circuit (730)

Configure the non-linear HPA to amplify the pre-distorted signal (740)

FIG. 7
INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/046424

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H03F 1/32 (2015.01)  
CPC - H03F 1/3241 (2015.04)  

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - H03F 1/00, 1/26, 1/32 (2015.01)  
USPC - 330/6.1, 52, 149, 305; 375/296; 455/63. 1

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

CPC - H03F 1/00, 1/26, 1/32, 1/3241 (2015.04) (keyword delimited)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Orbit, Google Patents, Google Scholar

Search terms used: linearizer, circuit, cascade, distort, amplify, stage, parallel, series, r squared, curve fit, FET, gate, inductor, ground, drain, source, resistor, voltage, satellite, antenna, earth

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 6,016,076 A (ARELL) 18 January 2000 (18.01.2000) entire document</td>
<td>1-5,10-14</td>
</tr>
<tr>
<td>X</td>
<td>US 6,016,076 A (ARELL) 18 January 2000 (18.01.2000) entire document</td>
<td>1-5,10-14</td>
</tr>
<tr>
<td>Y</td>
<td>US 5,191,338 A (KATZ et al) 02 March 1993 (02.03.1993) entire document</td>
<td>6-9,15-20</td>
</tr>
<tr>
<td>Y</td>
<td>US 7,348,843 B1 (QIU et al) 25 March 2008 (25.03.2008) entire document</td>
<td>8, 9,17-20</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C.  
See patent family annex.

Date of the actual completion of the international search  
20 October 2015

Date of mailing of the international search report  
23 NOV 2015

Name and mailing address of the ISA/  
Mail Stop PCT, Attn: ISA/US, Commissioner for Patents  
P.O. Box 1450, Alexandria, Virginia 22313-1450
Facsimile No. 571-273-8300

Authorized officer  
Blaine Copenhaver
PCT Helpdesk: 571-272-4300  
PCTDSP: 571-272-7774

Form PCT/ISA/210 (second sheet) (January 2015)