(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 1 June 2006 (01.06.2006)

PCT

(10) International Publication Number WO 2006/057980 A2

- (51) International Patent Classification: H01L 29/00 (2006.01)
- (21) International Application Number:

PCT/US2005/042212

(22) International Filing Date:

21 November 2005 (21.11.2005)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/904,681

US 23 November 2004 (23.11.2004)

- (71) Applicant (for all designated States except US): INTER-NATIONAL BUSINESS MACHINES CORPORA-TION [US/US]; New Orchard Road, Armonk, New York 10504 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KOTHANDARA-MAN, Chandrasekharan [US/US]; 3102 Chelsea Cove South, Hopewell Junction, New York 12533 (US). MA-CIEJEWSKI, Edward [US/US]; 52 Osborne Hill Road, Lot #28, Wappingers Falls, New York 12590 (US).
- (74) Agent: LI, Todd, M., C.; IBM Corporation, 2070 Route 52, Bldg. 321 / Zip 482, Hopewell Junction, New Jersey 12533 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AN ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY

(57) Abstract: A fuse structure and method of forming the same is described, wherein the conductive body (50) of the fuse is formed from a crystalline semiconductor body (52) on an insulator (53), preferably of a silicon-on-insulator wafer, surrounded by a fill-in dielectric (54). The fill-in dielectric (54) is preferably a material that minimizes stresses on the crystalline body (52), such as an oxide. The crystalline semiconductor body (52) may be doped. The conductive body (50) may also include a conductive layer (51), such as a silicide layer, on the upper surface of the crystalline semiconductor body (52). This fuse structure may be successfully programmed over a wide range of programming voltages and time.



AN ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY

Technical Field

The invention relates generally to the field of integrated circuits and, more particularly, to fusible link programming in SOI technology.

Background Art

In integrated circuits including CMOS integrated circuits, it is often desirable to be able to permanently store information, or to form permanent connections of the integrated circuit after it is manufactured. Fuses or devices forming fusible links are frequently used for this purpose. Fuses can also be used to program redundant elements to replace identical defective elements, for example. Further, fuses can be used to store die identification or other such information, or to adjust the speed of a circuit by adjusting the resistance of the current path.

One type of fuse device is "programmed" or "blown" using a laser to open a link after a semiconductor device is processed and passivated. This type of fuse device requires precise alignment of the laser on the fuse device to avoid destroying neighboring devices. This and other similar approaches can result in damage to the device passivation layer, and thus, lead to reliability concerns. For example, the process of blowing the fuse can cause a hole in the passivation layer when the fuse material is displaced.

Another type of fuse device 30, illustrated in plan view in FIG. 1A and cross-section view in FIG. 1B through line A-A', and cross-section view in FIG. 1C through line B-B', is based on rupture or agglomeration or electromigration of silicided polysilicon. These type of fuses include a silicide layer 20 disposed on a polysilicon layer 18, overlain by a layer of silicon nitride 24. Contacts 25 are coupled to the silicide layer 20 in a pair of contact regions 22 on either side of a fuse element 27 to provide an electrical connection between the fuse and external components for programming and sensing. FIG. 1A illustrates a top view of the typical shape and includes the fuse element 27 and contact regions 22. FIG. 1B shows a side view of a typical fuse construction in which the polysilicon layer 18 and the silicide layer 20 are

provided at a uniform thickness disposed on an oxide layer 10 also of a uniform thickness, and FIG. 1C illustrates a cross-section through the fuse link region 27. Generally, a blanket nitride capping layer 24 is also provided over layers 20 and 22.

The silicide layer 20 has a first resistance and the polysilicon layer 18 has a second resistance which is greater than the first resistance. In an intact condition, the fuse link has a resistance determined by the resistance of the silicide layer 20. In common applications, when a programming potential is applied, providing a requisite current and voltage over time, across the fuse element 27 via the contact regions 22, the silicide layer 20 begins to randomly "ball-up" eventually causing an electrical discontinuity or rupture in some part of the silicide layer 20. Thus, the fuse link 27 has a resultant resistance determined by that of the polysilicon layer 18 (i.e. the programmed fuse resistance is increased to that of the second resistance). However, this type of fuse device can result in damage to surrounding structure and/or suffers from unreliable sensing because of the inconsistent nature of the rupture process and the relatively small change typically offered in the programmed resistance. Further, these type of devices may not be viable for use with many of the latest process technologies because of the required programming potentials, i.e. current flow and voltage levels over a requisite amount of time.

In another type of fuse, the electromigration fuse, a potential is applied across the conductive fuse link via the cathode and anode in which the potential is of a magnitude and direction to initiate electromigration of silicide from a region of the semiconductor fuse reducing the conductivity of the fuse link. The electromigration is enhanced by commencing a temperature gradient between the fuse link and the cathode responsive to the applied potential. Even with this type of fuse, the programming of the fuse is still dominated by the polysilicon material. Since the polysilicon film contains a significant number of imperfections the final resistance has a wide distribution. This sometime results in a programmed fuse from being sensed incorrectly leading to the failure of the chip.

Therefore, a need exists for a programming method and apparatus which reduces the variability of programming inherent in fuses formed on polysilicon. Furthermore it is desirable to reduce the energy required to program the fuse. It is also preferable to have a significant difference in resistance between the programmed and

the un-programmed state. Also, there is a need to shrink the area occupied by the support circuitry.

Disclosure of the Invention

The present invention is directed to an electrically programmable fuse comprising a semiconductor substrate, an insulating layer on the semiconductor substrate, and a crystalline semiconductor body disposed on the insulating layer, so that the crystalline semiconductor body is electrically and thermally isolated from the semiconductor substrate, and the crystalline body comprising a fuse link region electrically connected to a first contact region at a first end of the fuse link region and a second contact region at the opposing end of the fuse link region. The present fuse is particularly suited for silicon-on-insulator technology. The crystalline body may be formed from crystalline silicon, doped crystalline Si, crystalline SiGe, doped crystalline SiGe, crystalline GaAs, or doped crystalline GaAs, and the like. The insulating layer may be a dielectric such as an oxide or nitride.

In another aspect of the invention, a layer of polycide or salicide may be formed on the surface of the crystalline body. The crystalline body may be doped or undoped, depending on the desired conductivity of the fuse.

In yet another aspect of the invention, the sidewalls of the crystalline semiconductor body are substantially surrounded by a fill-in dielectric. The fill-in dielectric preferably does not substantially impose additional stress on said crystalline semiconductor body. The fill-in dielectric also preferably minimizes outdiffusion of dopants from the crystalline semiconductor body. Preferably the fill-in dielectric is an oxide.

The present invention has the advantage that it can be successfully programmed over a wide range of programming voltages and time. The structure automatically provides the temperature gradient required for successful programming without special control effort. The voltage, current and time needed to program the inventive fuse are small, which results in significant savings in area. The uniformity of the crystalline body improves consistency of such fuses across the chip.

Brief Description of the Drawings

For a more complete understanding of the present invention, reference is made to the following detailed description taken in conjunction with the accompanying drawings, which are not necessarily drawn to scale, wherein:

- FIG. 1A illustrates a plan view of a conventional fusible link device;
- FIG. 1B illustrates a cross-section view of a conventional fusible link device;
- FIG. 1C illustrates a cross-section view of a conventional fusible link device;
- FIG. 2A illustrates a plan view of an embodiment of the inventive fuse;
- FIG. 2B illustrates a cross-section view of an embodiment of the inventive fuse;
- FIG. 2C illustrates a cross-section view of an embodiment of the inventive fuse;
- FIG. 3 illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 4A illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 4B illustrates a plan view of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 5A illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 5B illustrates a plan view of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 6A illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 6B illustrates a plan view of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 7A illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 7B illustrates a plan view of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 8A illustrates a cross-section of an embodiment of the inventive fuse during the formation of the fuse;
- FIG. 8B illustrates a plan view of an embodiment of the inventive fuse during the formation of the fuse;

FIG. 9 illustrates programming of the inventive fuse; and

FIG. 10 illustrates a fuse bank in accordance with the present invention.

Best Mode of Carrying Out the Invention

The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others. Throughout the drawings, it is noted that the same reference numerals or letters will be used to designate like or equivalent elements having the same function. Detailed descriptions of known functions and constructions unnecessarily obscuring the subject matter of the present invention have been omitted for clarity. The drawings are provided to aid in understanding the present invention, and are not necessarily drawn to scale.

FIG. 2A illustrates a plan view of an embodiment of an electrically programmable fuse 40 (hereinafter referred to as an eFUSE), in accordance with the present invention. The inventive eFUSE includes two contact regions 42 connected by a fuse link 47. The contact regions 42 include at least one contact 45. If desired, more than one contact 45 may be formed in the contact region 42, thus the contact region 42 may be made wider than the fuse link region 47, as illustrated in FIG. 2A.

Referring to the cross-section view along line D-D' in FIG. 2B, the inventive eFUSE structure includes a conductive layer 50 disposed atop an insulator 53, which electrically and thermally isolates the conductive layer 50 from the wafer substrate 10. The conductive layer includes a crystalline semiconductor body 52, optionally having an upper region 51 that is more conductive than the body 52 of the crystalline semiconductor layer 50. For example, the body of the fuse link 50 may be a crystalline silicon film or any conductive crystalline semiconductor such as SiGe, GaAs and the like. If the body 50 of the crystalline semiconductor does not have sufficient conductivity, i.e. if the sheet resistance of the body 50 is >100 Ω / \Box , then the upper region 51 of the fuse link 47 may be made more conductive than the body 50 of the crystalline semiconductor, for example, the upper region 51 may comprise a silicide. Alternatively, the body 50 may be made sufficiently conductive, for example by

including a dopant, such as B, As, P or In. Alternatively, the fuse link 50 may comprise a combination of a doped crystalline body 52 and a conductive upper region 51, such as silicide. Preferably, the sheet resistance of the body 50 is less than $100\Omega/\Box$. The insulator 53 may be an oxide, such as silicon dioxide or a nitride, such as silicon nitride. The insulating layer 53 preferably extended along the surface of the substrate 10, as indicated by insulating layer 53'. For example, the eFUSE of the present invention may formed on a silicon-on-insulator (SOI) wafer, wherein a silicon substrate 10 is overlain by a buried oxide (BOX) layer 53/53'. The conductive layer 50 of the eFUSE 40 is further surrounded by a fill-in dielectric material 54. The fill-in dielectric is preferably chosen so as to minimize stress on the fuse body 52 or fuse link 50, and preferably limits outdiffusion of dopants from the fuse 40. The fill-in dielectric 54 is preferably an oxide which may be the same or different oxide as the insulating layer 53 or 53'. As indicated in cross-section through the fuse link region 47 along line E-E' illustrated in FIG. 2C, the fuse link 50 is covered by the nitride layer 44, but the sidewalls of the fuse link are preferably not surrounded by nitride but rather by an oxide 54, due to the quality of the interface of the dielectric to the semiconductor body 50.

For a typical SOI wafer, having a silicon substrate of thickness on the order of about 300 μ m, and buried oxide layer 53/53' of thickness in the range 100-300 nm, the crystalline layer 52 preferably has a thickness in the range 50-100nm. The upper conductive layer 51 is preferably about 10-20nm thick. The nitride capping layer is typically 30-100nm thick, more typically about 50nm. The length of the eFUSE 40 may be in the range 0.5 - 1.5 μ m, and the width in the range 0.03 - 0.3 μ m, although this will depend on the design and lithographic ground rules. The contact region 42 and the fuse link region 47 may have widths that are about the same, or the contact region 42 may be wider than the fuse link region 47, typically based on the number of contacts 45 desired. Preferably, the fuse link 47 has a width equal to or less than about 0.12 μ m.

In the un-programmed state the electrical resistance of the fuse link 50 is comprised of the individual resistances of the crystalline semiconductor film 52 and the upper conductive (e.g. silicide or doped crystalline semiconductor) layer 51 combined in parallel. In an embodiment of this structure comprising a conductive silicide layer 51 and a crystalline silicon body 52 provides an initial resistance is typically less than

about 100Ω , less than what can be obtained with prior-art fuses of comparable dimensions (typically about 200Ω). Then a potential is applied across the conductive fuse link 47 via the contacts 45 resulting in the dissipation of energy on the fuse-link 47. The energy dissipation on the fuse-link 47 increases the resistance of the fuse-link. Since a crystalline semiconductor layer such as crystalline silicon is devoid of defects such as grain boundaries (which are typically present in polysilicon films used in prior art fuses), the programming is achieved very effectively. This makes the eFUSE of the present invention very energy efficient, thus requiring smaller area for support circuitry. Moreover the final resistance achieved is very high and is uniform.

This eFUSE structure 40 also enables very easy achievement of a high and uniform final resistance, thus avoiding avoids deleterious effects such as rupture or agglomeration and avoiding collateral damage to adjacent devices. The inventive fuse structure 40 thus advantageously permits lower programming voltage/current and/or programming time. Since the eFUSE structure 40 can be formed using standard CMOS technology, without any additional masking or processing steps.

The following discussion, and the accompanying figures, describes a preferred embodiment for forming the inventive eFUSE structure. Referring to FIG. 3, a SOI wafer is provided comprising a crystalline semiconductor layer 152 on an insulating layer 153, which in turn is disposed atop a semiconductor substrate 101, which need not be crystalline. In a typical SOI wafer, the semiconductor is typically silicon, but any suitable semiconductor material, such as SiGe, GaAs, InP and the like may be used. An SOI wafer having a crystalline silicon layer 152 may be formed, for example, by starting with a crystalline silicon wafer, then implanting oxygen ions, for example, to a depth between about 100nm to 500nm. The implanted SOI wafer is then annealed, which results in a thin layer of silicon dioxide 153 under a thin crystalline silicon layer 152. Alternatively, the structure illustrated in FIG. 3 may be formed by forming an oxide layer on a first silicon wafer and an oxide layer on a second silicon wafer, wherein at least one of the silicon wafers consists of crystalline silicon, and then bonding the two wafers along the corresponding oxide layers, so as to form the structure of FIG. 3. Note that any orientation for the crystalline semiconductor may be used, but orientations of <100> or <110> would typically be used. It should be

emphasized that the crystalline silicon layer 152 is electrically and thermally isolated from the silicon substrate 101.

Next, the crystalline silicon layer 152 is patterned using standard lithographic techniques to obtain regions of crystalline silicon 152 that will ultimately form the eFUSE. FIG. 4A illustrates a cross-section view of the patterned crystalline silicon 152 and FIG. 4B illustrates a plan view of the patterned crystalline silicon features 152.

Next, a dielectric material 154, such as silicon dioxide is deposited over the entire surface and then planarized using standard techniques, such as chemical-mechanical polishing (CMP), to fill in the gaps between the crystalline silicon regions 152. A cross-section view of the structure is illustrated in FIG. 5A, and the corresponding plan view is illustrated in FIG. 5B.

Preferably, the crystalline silicon 152 may be implanted with a dopant, such as boron or arsenic. In yet another alternate embodiment, one side of the crystalline silicon layer 152A may be implanted with boron, and the other side implanted with arsenic 152B, as illustrated in FIG. 5B. The crystalline silicon 152 may be doped with a P-type dopant or an N-type dopant, or may be doped to form a P-N junction. Optionally, a silicide layer 151 is formed atop the crystalline silicon layer 152, as illustrated in FIGs. 6A and 6B, using techniques known in the art, such as deposition of silicide (e.g. by a polycide process), or by deposition of a metal such as tungsten, cobalt, Ti or the like, followed by an anneal. The crystalline semiconductor layer 152 may remain undoped, in which case, the silicide layer 151 may be required to achieve the desired conductivity.

Next an encapsulating layer 144 is deposited over the entire structure as illustrated in FIGs. 7A and 7b. The encapsulating layer 144 may be formed from a suitable insulating material such as SiN or SiO₂ and more preferably SiN. This encapsulation 144 is further patterned to reveal contact holes 106 as illustrated in FIGs. 8A and 8B, that are subsequently filled with electrically conducting material such as tungsten to form contacts 45 (as illustrated in FIGs. 2A-2B).

FIG. 9 illustrates the programming of the eFUSE 40. The inventive eFUSE 40 is connected in series with a transistor 90 having a select terminal 91 through one of the contacts 45 on one of the contact regions 142. The other contact region 143 on the opposite end of the fuse link 47 is connected to a blow terminal 92 through the

corresponding contact 145. A blow potential of V_B is applied to the blow terminal 92. When a programming signal or pulse V_S is applied to the select terminal 91, current will flow through the eFUSE 40. A typical V_B is in the range of 1.5 to 3.3 V. A typical select or programming signal V_S is a pulse with an amplitude about 1 volt to 2.5 volts, preferably about 1 volt, with a duration of about 50 microseconds to 50 milliseconds, preferably about 200 milliseconds. The inventive eFUSE 40 automatically maintains an appropriate temperature gradient for correct programming of the fuse, over such a wide range of programming voltages and programming times, and thus has a wide tolerance to programming voltage and times. The initial resistance of the fuse link 47 is less than about 200Ω and more typically about 100Ω . After programming, the final resistance is greater than about 1 M Ω .

Referring to FIG. 10, the inventive eFUSE 40 may be used in a fuse bank 1040, which are used, for example, to permanently store information, as in a Permanent Read Only Memory (PROM). The eFUSEs 40 are coupled in parallel, each connected in series to its own associated select transistor 90. Each eFUSE 40 is also coupled to a common blow terminal 92 for applying the blow voltage V_B in which serial latches 1013 are programmed with the pattern of fuses to be blown. Subsequent to applying the blow voltage V_B to the blow terminal 92, appropriate digital control circuitry 1015 enables appropriate transistors 90, resulting in the programming of eFUSEs 40 corresponding to the pattern held in the serial latches 1013. Appropriate sense-circuitry (not shown) can be similarly integrated to read the information stored in the eFUSE bank 1040.

While the invention has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, rearrangements, modifications, substitutions and variations will be apparent to those skilled in the art. Accordingly, the invention is intended to encompass all such alternatives, rearrangements, modifications, substitutions and variations which fall within the scope and spirit of the invention and the following claims.

Industrial Applicability

The electrically programmable fuse and method of making the same is useful in the manufacture of integrated circuits, and is particularly useful for fusible link programming in the manufacture of silicon-on-insulator semiconductor devices.

Claims

1. An electrically programmable fuse comprising:

```
a semiconductor substrate (10, 101);
an insulating layer (53, 153) on said semiconductor substrate (10, 101); and
a crystalline semiconductor body (52, 152) disposed on said insulating layer
(53), so that said crystalline semiconductor body (52, 152) is electrically and thermally
isolated from said semiconductor substrate (10, 101), and said crystalline body (52,
152) comprising a fuse link region (47) electrically connected to a first contact region
(42, 142) at a first end of said fuse link region (47) and a second contact region (42,
143) at an opposing end of said fuse link region (47).
```

- 2. The fuse of claim 1 wherein said crystalline body (52, 152) comprises a material selected from the group consisting of crystalline silicon, doped crystalline Si, crystalline SiGe, doped crystalline SiGe, crystalline GaAs, and doped crystalline GaAs.
- 3. The fuse of claim 1 wherein said insulating layer (53, 153) comprises a dielectric selected from the group consisting of oxide and nitride.
- 4. The fuse of claim 1 wherein said fuse link region (47) comprises a layer of polycide or salicide.
- 5. The fuse of claim 1 wherein sidewalls of said crystalline semiconductor body (52, 152) are substantially surrounded by a fill-in dielectric (54, 154).
- 6. The fuse of claim 5 wherein said fill-in dielectric (54, 154) is formed without substantially imposing additional stress on said crystalline semiconductor body (52, 152).
- 7. The fuse of claim 5 wherein said fill-in dielectric (54, 154) comprises a material that minimizes outdiffusion of dopants from said crystalline semiconductor body (52, 152).

8. The fuse of claim 5 wherein said insulating layer (53, 153) and said fill-in dielectric (54, 154) comprise an oxide.

- 9. The fuse of claim 1 wherein said fuse further comprises a conductive layer (51, 151) formed on said crystalline semiconductor body (52, 152).
- 10. The fuse of claim 1 wherein said fuse link region (47) has a width in the range about $0.03-0.3\mu m$.
- 11. The fuse of claim 1 wherein said fuse has a length in the range about 0.5-1.5 μm .
- 12. The fuse of claim 1 wherein said crystalline semiconductor body (52, 152) comprises a dopant selected from the group consisting of B, As, P and In.
- 13. The fuse of claim 1 wherein said crystalline semiconductor body (52, 152) comprises a first doped region and a second doped region comprising a different dopant than in said first doped region.
- 14. The fuse of claim 1 wherein said contact regions (42, 142, 143) have the same width as said fuse link region (47).
- 15. The fuse of claim 1 wherein said contact regions (42, 142, 143) have widths that are wider than the width of said fuse link region (47).
- 16. An electrically programmable fuse comprising:
 - a semiconductor substrate (10, 101);
 - an insulating layer (53, 153) on said semiconductor substrate (10, 101); and
 - a crystalline silicon body (52, 152) disposed on said insulating layer (53, 153),

so that said crystalline silicon body (52, 152) is electrically and thermally isolated from said semiconductor substrate (10, 101), and said crystalline silicon body (52, 152) comprising a fuse link region (47) electrically connected to a first contact region (42,

142) at a first end of said fuse link region (47) and a second contact region (42, 143) at an opposing end of said fuse link region (47),

wherein sidewalls of said crystalline silicon body (52, 152) are substantially surrounded by a fill-in oxide (54, 154).

- 17. The fuse of claim 16 further comprising an upper conductive layer (51, 151) formed on said crystalline silicon body (52, 152).
- 18. The fuse of claim 17 wherein said upper conductive layer (51, 151) comprises a silicide.
- 19. The fuse of claim 16 further comprising a nitride capping layer (44, 144) formed over said crystalline silicon body (52, 152) and said fill-in oxide (54, 154).
- 20. The fuse of claim 16 wherein said crystalline silicon body (52, 152) further comprises a dopant.
- 21. A method of manufacturing an electrically programmable fuse comprising the steps of:

providing a wafer having a crystalline semiconductor layer (152) on an insulating layer (153), said insulating layer formed on a semiconductor substrate (101);

forming an elongated conductive body (50) disposed atop said insulating layer (153), wherein said forming comprises patterning said crystalline semiconductor layer (152) to form a patterned crystalline semiconductor body (152);


forming a fill-in dielectric (154) on said insulating layer (153) so as to substantially surround the sidewalls of said conductive body (50) without covering an upper surface of said conductive body (50);

depositing a capping layer (144) over the upper surface of said conductive body (50) and said fill-in dielectric (154);

patterning contact openings (106) through said capping layer (154) to expose the upper surface of said conductive body (50) at opposing ends of said body; and filling said contact openings (106) with a conductive material.

22. The method of claim 21, further comprising forming a silicide (151) on the upper surface of said patterned crystalline semiconductor body (152) prior to depositing said capping layer (144).

- 23. The method of claim 21 further comprising doping said crystalline semiconductor body (152).
- 24. The method of claim 21 wherein said crystalline semiconductor layer (152) comprises a material selected from the group consisting of crystalline silicon, doped crystalline Si, crystalline SiGe, doped crystalline SiGe, crystalline GaAs, and doped crystalline GaAs.
- 25. The method of claim 21 wherein said fill-in dielectric (144) is formed without substantially imposing additional stress on said patterned crystalline semiconductor body (152).
- 26. The method of claim 21 wherein said fill-in dielectric (144) comprises a material that minimizes outdiffusion of dopants from said patterned crystalline semiconductor body (152).
- 27. The method of claim 21 wherein said fill-in dielectric (144) and said insulating layer (153) comprise an oxide.
- 28. The method of claim 23 wherein said doping comprises a dopant selected from the group consisting of B, As, P, In or a combination thereof.
- 29. The method of claim 22 wherein said silicide (151) comprises a metal selected from the group consisting of W, Ti and Co.






FIG. 1A PRIOR ART




FIG. 1C PRIOR ART




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3




FIG. 4A




FIG. 4B

..




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10