

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
9 October 2003 (09.10.2003)


PCT

(10) International Publication Number  
WO 03/083929 A1

- (51) International Patent Classification<sup>7</sup>: H01L 21/336, 21/265
  - (21) International Application Number: PCT/US03/07559
  - (22) International Filing Date: 13 March 2003 (13.03.2003)
  - (25) Filing Language: English
  - (26) Publication Language: English
  - (30) Priority Data: 10/105,522 26 March 2002 (26.03.2002) US
  - (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
  - (72) Inventors: WEI, Andy, C.; 9323 Manchaca Rd, #125, Austin, TX 78748 (US). FUSELIER, Mark, B.; 12232 Barrel Bend, Austin, TX 78748 (US). YEH, Ping-Chin; 1137 Valley Quail Circle, San José, CA 95120 (US).
  - (74) Agent: COLLOPY, Daniel, R.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, P.O.Box 9453, Sunnyvale, CA 94088-3453 (US).
  - (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
  - (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published: — with international search report

[Continued on next page]

(54) Title: ION IMPLANTATION OF SILICON OXIDE LINER TO PREVENT DOPANT OUT-DIFFUSION FROM SOURCE/DRAIN EXTENSIONS



(57) Abstract: Semiconductor devices with improved transistor performance are fabricated by ion-implanting (31) a dopant into the oxide liner (30) to prevent or substantially reduce dopant out-diffusion from the shallow source/drain extensions. Embodiments include ion implanting a P-type dopant, such as B or BF<sub>2</sub>, using the gate electrode (21) as a mask, to form shallow source/drain extension (23), depositing a conformal oxide liner (30), and ion implanting (31) the P-type impurity into the oxide liner (30) at substantially the same dopant concentration as in the shallow source/drain extensions (23). Subsequent processing includes depositing a spacer layer, etching to form sidewall spacers (40), ion implanting to form deep moderate or heavy source/drain implants (41) and activation annealing.



WO 03/083929 A1



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## ION IMPLANTATION OF SILICON OXIDE LINER TO PREVENT DOPANT OUT-DIFFUSION FROM SOURCE/DRAIN EXTENSIONS

## TECHNICAL FIELD

The present invention relates to a semiconductor device having improved transistor performance and enabling methodology. The present invention has particular applicability in fabricating high density semiconductor devices with high speed integrated circuits having submicron design features and shallow junction depths.

## BACKGROUND ART

The escalating demand for high density and performance impose severe requirements on semiconductor fabrication technology, particularly for enhanced transistor performance and high operating speed. Transistor performance depends upon various factors and can easily be degraded by various processing operations during fabrication, such as plasma deposition techniques wherein the substrate is exposed to high temperatures and plasmas, as during plasma enhanced chemical vapor deposition. The need for high operating speed also requires the use of dielectric materials having a relatively low dielectric constant, such as about 3.9 or less. The value of a dielectric constant (k) expressed herein is based upon the value of 1 for a vacuum.

In implementing conventional fabrication techniques, as illustrated in Fig. 1, a gate electrode 11 is typically formed over a semiconductor substrate 10 with a gate dielectric layer 12, e.g., gate oxide layer, therebetween. Ion implantation is then conducted to implant shallow source/drain extensions 13. An oxide liner 14 is then formed on side surfaces of gate electrode 11 and the upper surface of substrate 10, as at a thickness of about 50 Å to about 200 Å to protect the substrate surface during subsequent etching to form sidewall spacers 15, typically formed of silicon nitride. Reference character 14 illustrates a moderate or heavy doped source/drain region typically implanted subsequent to forming sidewall spacers 16.

Difficulties are encountered in implementing conventional semiconductor fabrication techniques, such as those used to form the structure illustrated in Fig. 1. For example, during high temperature processing, as during deposition of the silicon oxide liner 15 by low pressure chemical vapor deposition, typically at a temperature of about 700°C or higher, dopant impurities implanted into the source/drain extensions 13, such as P-type impurities, e.g., boron (B) and boron difluoride (BF<sub>2</sub>) impurities, diffuse and segregate in the oxide liner 15. A lower-temperature 400°C CVD liner oxide can be used to prevent such out diffusion and dopant loss. However, dopant loss occurs during high temperature activation annealing, as at a temperature greater than 100°C for 5 to 10

seconds. Such diffusion loss from the source/drain extensions are manifestly disadvantageous, as by increasing the resistance of the source/drain extensions. A prior attempt to resolve this problem comprises ion implanting the dopant impurity, e.g., B or BF<sub>2</sub>, at a higher implantation dosage than necessary in order to compensate for dopant diffusion loss. However, this approach  
5 disadvantageously results in a deeper junction depth (X<sub>j</sub>), which is inconsistent with the continuous drive toward miniaturization.

#### DISCLOSURE OF THE INVENTION

An advantage of the present invention is a method of fabricating a high density semiconductor device having transistors with improved performance.

10 Additional advantages and other features of the present invention will be set forth in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.

15 According to an aspect the present invention, the foregoing and other advantages are achieved in part by a method of manufacturing a semiconductor device, the method comprising: forming a gate electrode, having side surfaces, over an upper surface of a substrate with a gate dielectric layer therebetween; ion-implanting a dopant into the substrate, using the gate electrode as a mask; to form shallow source/drain extensions; forming an oxide liner on the side surfaces of the  
20 gate electrode and upper surface of the substrate; and ion-implanting the dopant into the oxide liner.

Embodiments of the present invention include ion-implanting B or BF<sub>2</sub> into the substrate to form shallow source/drain extensions having a first impurity concentration, depositing a conformal oxide liner on the upper surface and side surfaces of the gate electrode and on the upper surface of the substrate, ion-implanting B or BF<sub>2</sub> into the oxide liner at the substantially same impurity  
25 concentration as in the source/drain extensions, e.g., about 1 x 10<sup>20</sup> to about 6 x 10<sup>20</sup> atoms/cm<sup>3</sup>, depositing a spacer layer, such as silicon nitride or silicon oxynitride, and etching to form sidewall spacers. The portion of the silicon oxide liner on the upper surface of the gate electrode may then be removed. Ion-implantation is conducted to form the deep moderate or heavy doped source/drain regions, either before or subsequent to removing the portion of the oxide liner from the upper  
30 surface of the gate electrode. Activation annealing may then be conducted.

Additional advantages and aspects of the present invention will become readily apparent to those skilled in the art from the following detailed description, wherein only the preferred embodiment of the present invention is shown and described, simply by way of illustration of the best mode contemplated for carrying out the present invention. As will be realized, the present  
35 invention is capable of other and different embodiments, and its several details are capable of

modification in various obvious respects, all without departing from the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

#### BRIEF DESCRIPTION OF THE DRAWINGS

5 Fig. 1 schematically illustrates dopant out-diffusion attendant upon conventional transistor fabrication techniques.

Figs. 2 through 4 schematically illustrate sequential steps of a method in accordance with an embodiment of the present invention.

Figs. 5 through 8 schematically illustrate sequential phases of another inventive aspect.

10 In Figs. 2 through 4, and in Figs. 5 through 8, similar features or elements are denoted by similar reference characters.

#### DESCRIPTION OF THE INVENTION

The present invention addresses the continuing demand for high density, miniaturized highly reliable semiconductor devices. The present invention provides semiconductor devices with enhanced transistor performance, and enabling methodology, by strategically creating a barrier to out-diffusion of impurities from the shallow source/drain extensions into the oxide liner. Embodiments of the present invention achieve this objective by ion implanting the impurities into the oxide liner. The present invention, therefore, provides methodology which avoids or significantly reduces out-diffusion of impurities, such as P-type impurities, e.g., B and BF<sub>2</sub>, while maintaining a shallow junction depth (X<sub>j</sub>) of about 200 Å to about 300 Å.

Embodiments of the present invention comprise forming a gate electrode over a semiconductor substrate with a gate dielectric layer therebetween and ion implanting a dopant impurity, such as BF<sub>2</sub>, into the substrate, using the gate electrode as a mask, to form shallow source/drain regions. Such ion implantation can be conducted in a conventional manner, as by ion-implanting BF<sub>2</sub> at an implantation dosage of about 5 x 10<sup>14</sup> to about 2 x 10<sup>15</sup> ions/cm<sup>2</sup> and an implantation energy of about 1 to about 3 KeV, typically resulting in an impurity concentration of about 1 x 10<sup>20</sup> to about 6 x 10<sup>20</sup> atoms/cm<sup>3</sup>.

A silicon oxide liner is then deposited, as at a thickness of about 50 Å to about 200 Å, on the upper surface and side surfaces of the gate electrode and the upper surface of the substrate. Ion implantation is then conducted to implant BF<sub>2</sub> impurities into the oxide liner, substantially under the same conditions as employed in forming the shallow source/drain extensions, e.g., at an implantation energy of about 5 x 10<sup>14</sup> to about 2 x 10<sup>15</sup> ions/cm<sup>2</sup> and implantation energy of about 1 to about 3 KeV, thereby forming an impurity concentration in the oxide liner of about 1 x 10<sup>20</sup> to about 6 x 10<sup>20</sup> atoms/cm<sup>3</sup>.

A spacer layer, such as a silicon nitride or a silicon oxynitride, may then be deposited, as at a thickness of about 600 Å to about 1200 Å. Anisotropic etching is then conducted to form the sidewall spacers. Ion-implantation of BF<sub>2</sub> is then implemented to form the relatively deep moderate or heavy source/drain implants. The portion of the silicon oxide liner on the upper surface of the gate electrode may be removed, either before or after ion-implantation to form the relatively deep moderate or heavily doped source/drain implants, as with hydrofluoric acid. Activation annealing may then be conducted. The strategic implantation of dopant impurities into the silicon oxide liner to create a diffusion barrier prevents or significantly reduces out-diffusion of the impurities from the shallow source/drain regions during subsequent processing, as during deposition of the spacer layer and activation annealing.

An embodiment of the present invention is schematically illustrated in Figs. 2 through 4, wherein similar elements or features are denoted by similar reference and numerals. Adverting to Fig. 2, a gate electrode 21, typically doped polycrystalline, is formed over substrate 20, typically doped monocrystalline silicon, an epitaxial layer formed on a semiconductor substrate or a well region. Using the gate electrode 21 as a mask, impurities are ion implanted into substrate 20, such as BF<sub>2</sub>, for forming shallow source/drain extensions 23. Subsequently, as illustrated in Fig. 3, a silicon oxide liner 30 is deposited, as at a thickness of about 50 Å to about 200 Å, on the upper and side surfaces of gate electrode 21 and on the upper surface of substrate 20. Ion implantation is then conducted, as illustrated by arrows 31 in Fig. 3, to implant BF<sub>2</sub> into oxide liner 31, substantially at the same concentration as implanted into shallow source/drain extensions 23, thereby creating a barrier to out-diffusion of BF<sub>2</sub> atoms from shallow source/drain extensions 23.

Subsequently, a layer of spacer material is deposited and anisotropic etching is conducted to form sidewall spacers 40, typically at a thickness at the substrate surface of about 600 Å to about 1,200 Å, as illustrated in Fig. 4. Silicon oxide layer 30 serves as an etch stop layer during etching to form sidewall spacers 40, thereby avoiding damage to substrate 20. Subsequent processing includes removal of silicon oxide liner 30, as with hydrofluoric acid, from the upper surface of gate electrode 21 and substrate 20. Ion implantation is conducted to form deep moderate or heavy doped source/drain regions 41, prior or subsequent to removing the portions of silicon of silicon oxide layer 40 from the upper surface of gate electrode 21 and substrate, resulting in the structure schematically illustrated in Fig. 4.

Another inventive aspect comprises methodology enabling the selective optimization of the source and drain region thicknesses in dual buried oxide (BOX) silicon-on-insulative (SOI) structures. Such inventive methodology is schematically illustrated in Figs. 5 through 8, wherein similar features or elements are denoted by similar reference characters. Adverting to Fig. 5, a dual BOX structure comprises a substrate formed of silicon 50, BOX 51, silicon layer 52, BOX 53 and

silicon layer 54. A gate electrode 55 is formed over the dual BOX substrate with a gate dielectric layer 56 therebetween, and sidewall spacers 57 are formed on side surfaces of gate electrode 55.

A photoresist mask 60 is then formed over the source-side of the structure as illustrated in Fig. 6. Etching is then conducted to remove the top silicon layer 54 and upper BOX layer 53 from the drain-side, as shown in Fig. 7. Subsequently, as illustrated in Fig. 8, silicon is epitaxially grown 54A from the lower silicon layer 52. In this way, a deeper drain region 54A can be formed independently of the source region 54B.

The present invention enables the fabrication of semiconductor devices exhibiting improved transistor performance and shallow junction depths ( $X_j$ ), e.g., of about 200 Å to about 300 Å. Impurities of the same type and at substantially the same concentration as in the shallow source/drain extensions are implanted into the oxide liner, thereby preventing or substantially reducing out-diffusion of the impurities from the shallow source/drain extensions with an attendant improvement in source/drain extension resistance and significant improvement in transistor performance, consistent with the continuous drive for miniaturization.

The present invention enjoys industrial utility in fabricating any of various types of semiconductor devices. The present invention enjoys particular industrial utility in fabricating high density semiconductor devices with a design rule of about 0.12 micron.

In the previous description, numerous specific details are set forth, such as specific materials, structures, reactants, processes, etc., in order to provide a better understanding of the present invention, however, the present invention can be practiced without resorting to the details specifically set forth. In other instances, well-known processing materials and techniques have not been described in order not to unnecessarily obscure the present invention.

Only the preferred embodiment of the invention and but a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the present invention is capable of use in various other combinations and environments, and is capable of changes or modifications within the scope of the inventive concept as expressed herein.

## WHAT IS CLAIMED IS:

1. A method of manufacturing a semiconductor device, the method comprising:  
forming a gate electrode (21), having side surfaces, over an upper surface of a substrate (20)  
with a gate dielectric layer (22) therebetween;  
5 ion-implanting a dopant into the substrate, using the gate electrode (21) as a mask, to form  
shallow source/drain extensions (23);  
forming an oxide liner (30) on the side surfaces of the gate electrode (21) and the upper  
surface of the substrate (20); and  
ion-implanting (31) a dopant into the oxide liner (30).
- 10 2. The method according to claim 1, further comprising:  
depositing a layer of spacer material on the oxide liner (30);  
etching to form sidewall spacers (40) on the oxide liner (30);  
ion-implanting the dopant into the substrate to form deep moderate or heavily doped  
implants (41); and  
15 activation annealing.
3. The method according to claim 2, comprising:  
forming the oxide liner (30) comprising silicon oxide; and  
forming the spacer layer (40) comprising silicon nitride or silicon oxynitride.
- 20 4. The method according to claim 3, comprising ion-implanting (31) a P-type impurity  
as the dopant.
5. The method according to claim 4, comprising (31) ion-implanting boron (B) or  
boron difluoride (BF<sub>2</sub>) as the dopant.
6. The method according to claim 2, comprising:  
ion-implanting the dopant into the substrate to form the shallow source/drain extensions (23)  
25 at a first impurity concentration; and  
ion-implanting the dopant into the oxide liner (30) at an impurity concentration substantially  
equal to the first impurity concentration.
7. The method according to claim 6, comprising ion-implanting the dopant into the  
substrate and to form the shallow source/drain extensions (23) and into the oxide liner (30) at a  
30 concentration of about  $1 \times 10^{20}$  to about  $2 \times 10^{20}$  atoms/cm<sup>3</sup>.

8. The method according to claim 2, comprising ion-implanting (31) the dopant impurity into the oxide liner (30) such that the dopant concentration in the oxide liner (30) is about 1 atomic percent.

5 9. The method according to claim 5, comprising ion-implanting (31)  $\text{BF}_2$  into of the oxide liner (30) at an implantation dosage of about  $5 \times 10^{14}$  to about  $2 \times 10^{15}$  ions/cm<sup>2</sup> and at an implantation dosage of about 1 to about 3 KeV.

10. The method according to claim 1, comprising forming the oxide liner (30) at a thickness of about 50 Å to about 200 Å.




FIG. 1  
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 03/07559

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 7 H01L21/336 H01L21/265		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 235 600 B1 (CHIANG MU-CHI ET AL) 22 May 2001 (2001-05-22) column 3, line 37 - line 56; figure 3 ---	1-3,6,10
A	US 5 756 383 A (GARDNER MARK I) 26 May 1998 (1998-05-26) column 3, line 38 -column 4, line 53; figures 2A-2E ---	1-10
A	US 6 117 719 A (ISHIDA EMI ET AL) 12 September 2000 (2000-09-12) figure 3 ---	1-10
A	US 6 162 692 A (GARDNER MARK I ET AL) 19 December 2000 (2000-12-19) the whole document --- -/--	1-10
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
° Special categories of cited documents :		
*A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed		*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family
Date of the actual completion of the international search  1 July 2003		Date of mailing of the international search report  11/07/2003
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer  Nesso, S

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 03/07559

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 254 866 A (OGOHIKUO) 19 October 1993 (1993-10-19) the whole document -----	1-10

# INTERNATIONAL SEARCH REPORT

information on patent family members

International Application No

PCT/US 03/07559

Patent document cited in search report	Publication date	Publication date	Patent family member(s)	Publication date
US 6235600	B1	22-05-2001	NONE	
US 5756383	A	26-05-1998	NONE	
US 6117719	A	12-09-2000	NONE	
US 6162692	A	19-12-2000	NONE	
US 5254866	A	19-10-1993	DE 4110645 A1	17-10-1991
			DE 4143474 C2	10-06-1998
			JP 4218925 A	10-08-1992
			KR 9500141 B1	10-01-1995
			US 5436482 A	25-07-1995
			US 5547885 A	20-08-1996
			US 6078079 A	20-06-2000
			US 5849616 A	15-12-1998