

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
13 April 2006 (13.04.2006)

PCT

(10) International Publication Number
WO 2006/039377 A1

(51) International Patent Classification⁷: H01L 21/8238,
21/336

Road, Poughquag, NY 12570 (US). UTOMO, Henry, K.
[ID/US]; 134 Innis Avenue, #C4, Poughkeepsie NY 12601
(US).

(21) International Application Number:

PCT/US2005/034948

(74) Agent: LI, Todd M.C.; IBM Corporation, Bldg. 321/Zip
482, 2070 Route 52, Hopewell Junction, NY 12533 (US).

(22) International Filing Date:

29 September 2005 (29.09.2005)

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY,
MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO,
NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK,
SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,
VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/711,637 29 September 2004 (29.09.2004) US

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT,
RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicants (for all designated States except US):
INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NJ
10504 (US). KABUSHIKI KAISHA TOSHIBA [JP/JP];
1-1, Shibaura 1-chome, Minato-ku, Tokyo (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CHEN, Huajie
[CN/US]; 622 Avalon Lake Road, Danbury, CT 06810
(US). CHIDAMBARRAO, Dureseti [US/US]; 29 Old
Mill Road, Weston, CT 06883 (US). OH, Sang-Hyun
[KR/US]; 1309 Anacapa Street, Unit #32, Santa Barbara,
CA 93101 (US). PANDA, Siddhartha [IN/US]; 15 Van
Horn Circle, #C, Beacon, NY 12508 (US). RAUSCH,
Werner, A. [US/US]; 317 Judith Drive, Stormville, NY
12582 (US). SATO, Tsutomu [JP/US]; 56 Vanderburgh

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: STRAINED CHANNEL FET USING SACRIFICIAL SPACER

(57) Abstract: A field effect transistor (FET) (10) is provided which includes a gate stack (29), a pair of first spacers (32) disposed over sidewalls of the gate stack (29) and a pair of semiconductor alloy regions (39) disposed on opposite sides of and spaced a first distance from the gate stack (29). Source and drain regions (24) of the FET (10) are at least partly disposed in the semiconductor alloy regions (39); and spaced a second distance from the gate stack (29) by a corresponding spacer of the pair of first spacers (32), which may be different from the first distance. The FET (10) may also include second spacers (34) disposed on the first spacers (32), and silicide regions (40) at least partly overlying the semiconductor alloy regions (39), wherein the silicide regions (40) are spaced from the gate stack (29) by the first and second spacers (32, 34).

WO 2006/039377 A1

STRAINED CHANNEL FET USING SACRIFICIAL SPACER

Technical Field

The present invention relates to the fabrication of semiconductor integrated circuits, and more specifically to an apparatus and method of making a strained channel field effect transistor (FETs) such as an insulated gate field effect transistor (IGFET) in which a stress is applied to the channel region by a semiconductor alloy material disposed adjacent the channel region.

Background Art

Both theoretical and empirical studies have demonstrated that carrier mobility in a transistor can be greatly increased when a stress of sufficient magnitude is applied to the channel region of a transistor to create a strain therein. Stress is defined as force per unit area. Strain is a dimensionless quantity defined as the change in the dimension of an item, e.g., a change in its length, versus the original dimension, e.g., the original length, when a force is applied in the same direction, i.e., in the direction of its length, in this case. Thus, strain can be either tensile or compressive. In p-type field effect transistors (PFETs), a compressive stress applied to the channel region in the direction of its length, i.e., a compressive longitudinal stress, creates a strain which is known to increase the drive current of the PFET.

Commonly assigned, co-pending U.S. Patent Application No. 10/604,607

filed August 4, 2003 and U.S. Patent Application No. 10/605,134 filed September 10, 2003 describe ways of applying stresses to the channel regions of FETs to increase their drive current. These applications are hereby incorporated by reference herein in their entirety. As described therein, one way of applying stress to the channel region of a FET is to form shallow regions of a semiconductor alloy material adjacent the channel region, the semiconductor alloy material being lattice-mismatched to the semiconductor material that exists in the channel region. Thus, in one example, shallow regions of single-crystal silicon germanium (SiGe) are formed on opposite sides of a channel region that is provided in a region of silicon. As also described in the incorporated applications, the SiGe regions are disposed in areas of the substrate that coincide with implants which define the source and drain regions of the FET.

However, it is not always desirable for the SiGe regions of a strained channel transistor structure to coincide with the locations of the source and drain implants. While the SiGe regions need to be placed close to the channel region to apply the stress needed to obtain high drive current, placed them too close can cause problems such as causing the threshold voltage of the transistor to deviate from a desired value.

In addition, the source and drain regions of a FET are desirably spaced close to each other to increase the drive current i_D of the FET by making the length (L) of the channel region small. This follows from the equation

$$i_D = f(W/L)$$

where i_D is the drive current of the transistor, W is the width, and L is the length of the channel region, i.e., the spacing between the source and drain regions of the substrate. However, there is a limit to how close the source and drain regions can be placed to each other. If they are placed too close to each other, short channel effects occur, which could cause difficulty in turning off the transistor. When the transistor cannot be fully turned off, excessive leakage current is produced when the transistor is off, causing more power to be consumed even when the transistor is off. Excessive leakage current can also sometimes cause output signal levels to drift undesirably.

For the above reasons, it would be desirable to provide a structure and method of forming a FET in which semiconductor alloy regions are formed at a spacing from the channel region, the spacing being selected independently from the locations at which the edges of the source and drain regions are placed.

Disclosure of Invention

According to an aspect of the invention, a field effect transistor ("FET") is provided which includes a gate stack overlying a single-crystal semiconductor region of a substrate, a pair of first spacers disposed over sidewalls of said gate stack, and a pair of regions consisting essentially of a single-crystal semiconductor alloy which are disposed on opposite sides of the gate stack. Each of the semiconductor alloy regions is spaced a first distance from the gate stack. The source region and drain region of the FET are at least partly disposed in

respective ones of the semiconductor alloy regions, such that the source region and the drain region are each spaced a second distance from the gate stack by a first spacer of the pair of first spacers, the second distance being different from the first distance.

According to another aspect of the invention, a method is provided for fabricating a field effect transistor ("FET") which includes patterning a gate polycrystalline semiconductor layer overlying a single crystal semiconductor region of a substrate to form a gate polyconductor ("PC"). Thereafter, sacrificial spacers are formed overlying sidewalls of the PC, and portions of the single crystal semiconductor region are recessed in locations adjacent to the sacrificial spacers. Thereafter, regions consisting essentially of a single crystal semiconductor alloy are epitaxially grown in the locations, such that the sacrificial spacers at least partly determine first spacings between the single-crystal semiconductor alloy regions and the PC. The sacrificial spacers are removed thereafter, and the FET is then completed.

Brief Description of Drawings

FIG. 1 is a cross-sectional view illustrating a strained channel field effect transistor according to an embodiment of the invention.

FIGS. 2 through 11 illustrate stages in the fabrication of a strained channel field effect transistor shown in FIG. 1, according to an embodiment of the

invention.

Best Mode of Carrying Out the Invention

A strained channel field effect transistor (FET) according to an embodiment of the invention is illustrated in a cross-sectional view, in FIG. 1. The FET 10 is either a PFET having a channel region 22 of p-type conductivity or the FET 10 is an NFET having n-type conductivity. The channel region 22 is disposed below a gate conductor 29 of the FET. When the FET 10 is a PFET, semiconductor alloy regions 39 are placed close to the channel region and apply a compressive longitudinal stress to the channel region 22. Preferably, the channel region 22 is disposed in a region 14 consisting essentially of silicon and the semiconductor alloy regions consist essentially of silicon germanium. Hereinafter, the semiconductor alloy regions 39 are referred to herein as silicon germanium regions 39. The spacing of the silicon germanium regions 39 to the gate conductor 29 is preferably 10 nm or less, in order for the silicon germanium regions 39 to apply a stress having a desirable magnitude to the channel region 22. As discussed above, such stress increases the drive current of the PFET, making the switching speed of the PFET more similar to the switching speed of an NFET that does not have a stress applied to its channel region. However, unlike the case of the PFET, a compressive stress decreases the drive current of the NFET. Accordingly, when the FET is an NFET and the silicon germanium regions 39 are of the type which apply a compressive longitudinal stress, the silicon germanium regions 39 must either be omitted or be placed farther away

from the channel region 22 than in the case of the PFET, in order to avoid severely impacting the drive current of the NFET. Methods of simultaneously fabricating PFETs having strained channels and NFETs on one substrate are described in the herein incorporated applications. In the following description, reference will be made to the fabrication of a PFET 10, with the provision that the necessary modifications to form the NFET are such as described in the incorporated applications.

With reference to FIG. 1, in a preferred embodiment, the channel region 22 of the PFET 10 is disposed in a relatively thin single-crystal semiconductor-on-insulator (SOI) layer 14 of a substrate 17 having a buried oxide (BOX) layer 18 separating the SOI layer 14 from a bulk region 16 of the substrate. Alternatively, the substrate 17 may be a bulk substrate, in which case the BOX layer 18 is omitted and such PFET has a channel region disposed near the top surface of such bulk substrate. When field effect transistors (FETs) are formed in SOI substrates, faster switching operation is often achieved than when FETs are formed in bulk substrates, because in the SOI case, junction capacitance is eliminated between the channel region 22 of the transistor and the bulk region 16 of the substrate.

As further described herein, a method is provided for fabricating an FET such as a PFET 10 having a channel region 22 disposed within a single-crystal region 14, the region 14 consisting essentially of a first semiconductor such as silicon. When the first semiconductor is silicon, the PFET 10 includes

semiconductor alloy regions 39 consisting essentially of a second semiconductor material such as silicon germanium which has a lattice constant which is mismatched to silicon. Again, the semiconductor alloy regions 39 are referred to herein as silicon germanium regions 39. In one example, the silicon germanium (Si_xGe_y) regions are defined by a formula where x and y are percentages by weight of Si and Ge, respectively, and where x plus y equals 100 percent. The ranges of variation between x and y can be rather large, y illustratively varying from 1% to 99%, and in such case, x correspondingly varying between 99% and 1%. In a preferred embodiment, the PFET 10 has a channel region disposed in a SOI layer 14. In such embodiment, the SOI layer 14 consists essentially of single-crystal silicon being essentially devoid of Ge content and the silicon germanium regions 39 have a Ge content which ranges between about 10% and about 50% by weight of the combined alloy.

However, the present invention is not limited to the fabrication of transistors having channel regions disposed in a pure silicon crystal. The single crystal SOI region 14 of the substrate may consist essentially of silicon germanium in proportions according to a first formula $\text{Si}_{x1}\text{Ge}_{y1}$, where $x1$ and $y1$ are percentages where $x1 + y1 = 100\%$, and the regions 39 of the second semiconductor consist essentially of silicon germanium in different proportions according to a second formula $\text{Si}_{x2}\text{Ge}_{y2}$, where $x1$ and $y1$ are percentages where $x2 + y2 = 100\%$, $x1$ being not equal to $x2$, and $y1$ being not equal to $y2$. In a method according to a preferred embodiment of the invention, the second semiconductor, being lattice-mismatched to the first semiconductor, is formed by

epitaxial growth adjacent to the channel region 22 of the PFET 10.

The teachings of the present invention shall be understood to also apply to the fabrication of transistors in other types of semiconductors such as in III-V compound semiconductors having a composition $Al_AIn_BGa_CAs_DP_EN_F$, wherein A, B, C, D, E and F represent the respective percentages of each element Al, In, Ga, As, P and N in the semiconductor crystal, the percentages totaling 100. Gallium arsenide (GaAs), indium phosphide (InP), gallium nitride (GaN), and InGaAsP being common examples of such semiconductors. Alternatively, the teachings of the present invention also apply to the fabrication of a transistor in a II-VI compound semiconductor region.

As further shown in Figure 1, the channel region 22 of the PFET 10 is disposed below a gate conductor 29, preferably having a lower layer 26 of heavily doped polysilicon in contact with a gate dielectric 27. The gate dielectric 27 preferably consists of a layer of silicon dioxide thermally grown on the single-crystal semiconductor region 14. Alternatively, the gate dielectric can be any suitable thin dielectric material such as silicon nitride, or such materials commonly known as high dielectric constant or "high-k" dielectric materials. In an embodiment, halo regions 23 and extension regions 25 are disposed adjacent to the source and drain regions 24 in the vicinity of the channel region 22. However, in some embodiments, the halo regions 23 and extension regions 25 are not provided, the halo regions 23 and extension regions 25 being optional features that are provided according to the particular design requirements of the PFET 10.

The polysilicon lower layer 26 of the gate conductor 29 is heavily doped to a concentration of between about 10^{17} cm⁻³ and 10^{21} cm⁻³, illustratively around 10^{19} cm⁻³. Preferably, the polysilicon layer 26 of the PFET 10 includes a p-type dopant such as boron for the purpose of matching the workfunction of the p-type conductivity of the inversion layer of the channel region 22 when the PFET is turned on in operation. The gate conductor 29 preferably also includes a low-resistance portion 28 disposed above the polysilicon portion 26. The low-resistance portion 28 has much less resistance than the polysilicon portion 26, and preferably includes a metal, a silicide of a metal, or both. In a preferred embodiment, the low-resistance portion 28 includes a silicide formed by a self-aligned process (a "salicide"), being a silicide of any suitable metal including but not limited to cobalt, molybdenum, a monosilicide of nickel, niobium, palladium, platinum, tantalum, titanium, tungsten, and vanadium. More preferably, the silicide includes cobalt silicide, tantalum silicide, titanium silicide, tungsten silicide, and/or nickel monosilicide.

Alternatively, the gate conductor can include a metal layer (not shown) in the place of a polysilicon layer 26 in contact with the gate dielectric 27, which may also take the place of the overlying low-resistance layer as well, the metal layer preferably having been formed as a replacement gate after high temperature processing of the source and drain regions of the transistor has been completed.

The source and drain regions 24 of the PFET 10 are disposed at least

partly in the silicon germanium regions 39, each of the source and drain regions 24 being laterally spaced from the gate conductor 29 of the PFET 10 by a first dielectric spacer 32 and an oxide region 31 disposed on the sidewall of the gate conductor 29. In such way, the source and drain regions are placed at a desirably close spacing to the channel region 22, the spacing being approximately 5 nm to 15 nm, and in one embodiment 10 nm, such spacing desirably coinciding with the spacing of the silicon germanium regions from the channel region 22. However, the spacings of the source and drain regions from the gate conductor can be different from the spacings of the silicon germanium alloy regions from the gate conductor.

The oxide regions 31 are, illustratively, thin thermal oxides formed by oxidation of polysilicon material that originally fills the space between the oxide regions 31. In the embodiment shown in FIG. 1, low-resistance layers 40 on each side of the gate conductor 29 are spaced from the source and drain regions 24 by a second dielectric spacer 34. The low-resistance layer is preferably a silicide formed in self-aligned manner, i.e. a "salicide", from a metal deposited on the layer 39 of silicon germanium and thereafter reacted with the silicon germanium to form the silicide. The silicide can be a compound of any suitable metal including but not limited to cobalt, molybdenum, a monosilicide of nickel, niobium, palladium, platinum, tantalum, titanium, tungsten, and vanadium. More preferably, the silicide includes cobalt silicide, tantalum silicide, titanium silicide, tungsten silicide, and/or nickel monosilicide.

FIGS. 2 through 11 are cross-sectional views illustrating stages in the

fabrication of an insulated gate strained channel field effect transistor (FET) according to a preferred embodiment of the invention. As is the case for all drawings referenced herein, the features shown in FIG. 2 are not drawn to scale. FIG. 2 illustrates an initial stage in fabrication in which a silicon-on-insulator (SOI) substrate is provided, from which the FET is fabricated. As shown in FIG. 2, the SOI substrate 17 includes a relatively thin silicon-on-insulator (SOI) layer 14 and a bulk region 16 separated from the SOI layer 14 by a buried oxide (BOX) layer 18.

FIG. 3 illustrates a stage in fabrication in which a layered stack has been formed over the SOI substrate 17. The layered stack includes, as listed in order from the SOI layer 14 upwards, a gate dielectric 27, a layer of polysilicon 26, and layers of oxide 42, nitride 44 and oxide 46, in order, which overlie the polysilicon layer 26. The gate dielectric 27 includes a material such as those described above, and is formed such as by thermal oxidation or thermal nitridation of the silicon-on-insulator layer 14. Alternatively, the gate dielectric 27 is formed by deposition, especially low-pressure chemical vapor deposition (LPCVD). Still other types of dielectrics such as those selected from any of several well-known classes of high dielectric constant materials (also referred to as "high-K dielectric materials) can be formed by deposition in place of silicon dioxide or silicon nitride.

As particularly shown in FIG. 3, oxide layer 46 functions as a patterned hardmask layer for patterning the layers which underlie the oxide layer 46. Such hardmask layer is preferably provided as a layer deposited from a

tetraethylorthosilicate (TEOS) precursor, or alternatively, borophosphosilicate glass (BPSG) or undoped silicate glass (USG). The polysilicon layer 26 is preferably undoped or lightly doped at this stage of fabrication, and to be doped to a preferred heavy dopant concentration, such as through ion implantation, at a later stage of fabrication.

FIG. 4 illustrates a subsequent stage of fabrication, after a gate stack has been patterned from the layered stack. As shown in FIG. 4, the gate polysilicon layer 26, a gate cap oxide 42 and a gate cap nitride 44 now remain as a patterned gate stack over the gate dielectric 27, which, in turn, overlies the substrate 17. In addition, sidewalls of the gate polysilicon layer 26 are exposed by the patterning and are thereafter oxidized, as by a thermal oxidation, to form oxide regions 31.

Thereafter, as shown in FIG. 5, a pair of sacrificial spacers 50 is formed on the oxide regions 31 overlying the sidewalls of the polysilicon layer 26. The spacers 50 are preferably formed of a dielectric material, for example, silicon nitride, which has good etch selectivity in relation to silicon dioxide.

Thereafter, as shown in FIG. 6, a vertically directed ion implant 58 is performed to regions 65 of the SOI layer 14 to help define the depth of the bottom edge 60 and lateral dimension 62 of the silicon germanium regions that will be formed thereafter. This ion implant has a function to alter the implanted single-crystal silicon material in regions 65 to permit the material therein to be etched

preferentially in relation to other regions of the SOI layer 14. Such ion implant is performed, for example, by implantation of germanium (Ge) ions under dosages and with sufficient energy to "pre-amorphize" the single-crystal silicon material therein. The SOI layer 14 in SOI substrates typically used today is thin, e.g., less than 100 nm, and more commonly having a thickness between about 40 nm and 70 nm. Preferably, the ion implant extends to a depth 60 which is close to the top surface 64 of the BOX layer 18, in order for the later formed silicon germanium regions to substantially take the place of the SOI layer 14 in those regions 65. Desirably, the depth 60 of the ion implant from the top surface of SOI layer 14 (defined by the gate dielectric 27), is 80% or greater of the depth of the top surface 64 of the BOX layer 18. In one embodiment, when the SOI layer 14 has a thickness of about 40 nm, the regions 65 are desirably implanted to a depth of 30 nm or more. A single-crystal SiGe region of the same or similar thickness as the SOI layer 14 imparts a compressive stress on adjacent silicon regions. Such stress imparted by a SiGe region at a depth 60 is higher than could be achieved than if the SiGe region were much thinner than the SOI layer 14, due to distribution of the stress over a larger area of the silicon.

Referring to FIG. 7, a process is performed which preferentially etches the implanted regions of the SOI layer 14 selective to the single-crystal silicon material of the SOI layer 14. This process results in producing opened regions 66 having depth 60 and lateral dimension 62 that generally coincide with those of the pre-amorphized regions 65 (FIG. 6). Such etch process is performed by a reactive ion etch (RIE) process, an isotropic etch selective to the single-crystal

silicon material of layer 14 that has not been pre-amorphized, or a combination of the two. For example, in one embodiment, a RIE process is performed, followed by an isotropic etch for a 'cleaning' purpose, e.g., to remove damaged areas of the layer 14 that remain after the RIE process. Such etch for a cleaning purpose can be part of a two-step process in which an exposed surface 68 is first oxidized, as by a thermal oxidation, and the oxide thereafter removed, as by isotropic etching. In another embodiment, a RIE process is performed, followed by a short duration isotropic etch of the remaining layer 14 of silicon, resulting in opened regions 66 which generally coincide with the pre-amorphized regions (FIG. 6). In another embodiment, the isotropic etch can be performed under conditions so as to undercut the semiconductor material which underlies portions of the spacer 50. With additional reference to FIG. 1, the lateral distance to which each spacer 50 is undercut by such etching is a further parameter available to control the proximity of the SiGe regions 39 to the channel region 22 of the FET 10.

Thereafter, as shown in FIG. 8, a layer of single-crystal silicon germanium (SiGe) is selectively and epitaxially grown over the top surface 68 of the single-crystal silicon to form silicon germanium regions 39. During this selective growth process, the SiGe material is not grown or deposited in areas covered by the spacers 50, oxide cap 42 and nitride cap 44. In an embodiment in which the SOI layer 14 includes SiGe having some germanium (Ge) content, the SiGe regions 39 grown at this time have a substantially higher percentage of germanium than that of the SOI layer 14. The percentage Ge content of the regions 39 is selected as a parameter affecting the stress to be applied to the channel region of the

FET, in accordance with the proximity of the regions 39 to the edge of the gate polysilicon 26, the thickness of the regions 39 and the Ge content, if any, of the SOI layer 14.

At this time, the sacrificial spacers 50 have served their function of spacing the SiGe regions 39 from the gate polysilicon 26, and are then removed from the structure. The spacers 50 are removed as by an isotropic etch of the silicon nitride material of the spacers 50 selective to oxide and to silicon and SiGe. Removal of the spacers 50 also results in the removal of the nitride cap 44, leaving the oxide cap 42 and sidewall oxide regions 31 in place over the gate polysilicon layer 26, as shown in FIG. 9.

Referring to FIG. 10, with the sacrificial spacers removed, implants are performed, using the gate polysilicon 26 and oxide regions 31 as a mask, to define halo regions 23 and extension regions 25 adjacent to the channel region 22. This process results in the SiGe regions 39 being implanted to a depth 70 as indicated in FIG. 10. The formation of the halo and extension regions after the formation of the silicon germanium regions is beneficial as follows. The silicon germanium regions are best formed on surfaces of a single-crystal semiconductor, e.g. single-crystal silicon, which have a dopant concentration which is spatially uniform. A vertically non-uniform dopant profile results when the halo and extension regions are implanted. Epitaxial growth of silicon germanium onto surfaces having a non-uniform dopant profile is undesirable, because non-uniform dopant profiles can cause defects in the crystal lattice at the locations

where the silicon germanium and the silicon crystals meet. Such defects can degrade the characteristics of the stress to be applied to the transistor channel region by the silicon germanium regions. These problems can be avoided according to this embodiment of the invention by growing the silicon germanium regions onto surfaces including the sidewalls 30 of the silicon region, through use of sacrificial spacers, removing the spacers, and thereafter performing the halo and extension implants.

Thereafter, with reference to FIG. 11, a new pair of spacers 32 are formed on the sidewalls of the structure over the sidewall oxide regions 31. In one embodiment, the new spacers 32 are formed of silicon nitride, in order to permit the spacers to be formed by RIE selective to the oxide material of the oxide cap 42 and the silicon and SiGe materials of the structure. However, any dielectric material, for example, other non-conductive nitrides, that can be etched selectively to silicon dioxide and other silicon oxides, silicon and SiGe can be utilized in forming spacers 32. Using gate polysilicon 26, oxide regions 31 and spacers 32 as a mask, an additional implant 72 is performed is performed to define the source and drain regions 24 of the FET. This implant also has the effect of implanting the SiGe regions 39 to a depth 74 which may either be the same or different from the depth 70 (FIG. 10) to which the halo implants and/or extension implants were performed. In one embodiment, the source and drain region implant 72 is performed at a dose which is higher by one or more orders of magnitude than the implants used to form the halo and extension regions. Since the spacings of the source and drain regions 24 from the gate polysilicon 26 are

defined by the spacers 32 and the spacings of the silicon germanium regions 39 from the gate polysilicon 26 are defined by the sacrificial spacers 50 (FIG. 6), it is evident that with this embodiment of the invention, the spacings can be controlled independently. Thus, while the particular spacings from the gate polysilicon 26 of the source and drain regions 24 are desirably close to those of the silicon germanium regions 39, the source and drain regions 24 can be spaced either somewhat closer to the gate polysilicon or farther away.

Referring to FIG. 1 again, processing is performed to complete the FET 10. As shown therein, additional spacers 34 are formed on sidewalls of the first spacers 32, the additional spacers 34 consisting of a dielectric material, such as a nitride, especially silicon nitride, which can be etched in a manner which etches at a comparatively much faster rate than oxide, silicon and SiGe. Thereafter, the oxide cap 42 (FIG. 11) covering the top surface of the gate polysilicon layer 26 is removed, as by an etch process which is selective to silicon nitride. A metal is then deposited which is subject to react with polysilicon and with SiGe to form a silicide. The silicide forming metal can be one or more of the following metals including, but not limited to: cobalt, molybdenum, a monosilicide of nickel, niobium, palladium, platinum, tantalum, titanium, tungsten, and vanadium. More preferably, the silicide that is formed by this step is cobalt silicide, tantalum silicide, titanium silicide, tungsten silicide, or nickel monosilicide.

The substrate 17 is then heated to accelerate the reaction, resulting in the formation of a silicide 40 overlying the SiGe regions 39 and a gate silicide layer

28 overlying the gate polysilicon layer 26. Such silicides, which form only in the areas in which the metal contacts the silicon and SiGe, are known as self-aligned silicides or "salicides". In this case, the silicides 40 and 28 are self-aligned to the spacers 32, 34 that intervene between the gate polysilicon 26 and the SiGe regions 39. Spacers 34, formed after the spacers 32, are used to control the spacing of the silicide regions 40 separately from the spacing of the SiGe regions to the gate polysilicon 26. The spacers 34, the thickness of which can be adjusted independently from spacers 32, allow the spacing between the silicide regions 40 and the gate polysilicon 26 to be independently controlled.

Accordingly, a structure and method has been provided herein by which the location of the halo regions 23 and the extension regions 25 are formed after semiconductor alloy regions 39 of an FET and are controlled independently from the locations of the source and drain regions 24. Thus, the present invention provides an improved method and structure for controlling the fabrication of FETs having strained channel regions.

While the invention has been described with reference to certain preferred embodiments thereof, those skilled in the art will understand the many modifications and enhancements which can be made without departing from the true scope and spirit of the invention, which is limited only by the appended claims. For example, in the initial patterned gate stack (FIG. 4), nitride regions can be disposed on sidewalls of the polysilicon layer 26 in place of the oxide regions 31 and a nitride cap can be used in the place of the oxide cap 42.

overlying the polysilicon layer 26. In such case, the spacers 50 can be formed of oxide instead of nitride and then the processes used to remove spacers 50 can be selected such that oxide is etched selective to nitride.

Industrial Applicability

The structure and method according to the invention is useful in the fabrication of semiconductor integrated circuits, and provides a cost effective method of making a strained channel field effect transistor (FETs) such as an insulated gate field effect transistor (IGFET) in which a stress is applied to the channel region by a semiconductor alloy material disposed adjacent the channel region.

Claims

1. A field effect transistor (FET) (10), comprising:
 - a gate stack (29) overlying a single-crystal semiconductor region (14) of a substrate (17), said single-crystal semiconductor region (14) having a first composition;
 - a pair of first spacers (32) disposed over opposite sidewalls of said gate stack (29);
 - a pair of regions (39) consisting essentially of a single-crystal semiconductor alloy having a second composition different from said first composition, said semiconductor alloy regions (39) disposed on opposite sides of said gate stack (29), each said semiconductor alloy region (39) spaced a first distance from said gate stack (29); and
 - a pair of a source region and a drain region (24) at least partly disposed in respective ones of said semiconductor alloy regions (39), said source region and said drain region (24) each spaced a second distance from said gate stack (29) by a corresponding one of said pair of first spacers (32), said second distance being different from the first distance.
2. The FET as claimed in claim 1, wherein said second distance is longer than said first distance.
3. The FET as claimed in claim 1, wherein said single-crystal semiconductor region (14) consists essentially of silicon and said semiconductor alloy regions

(39) consist essentially of silicon germanium.

4. The FET as claimed in claim 1, wherein said semiconductor alloy regions (39) are at least partly disposed in trenches disposed in said single-crystal semiconductor region (14).

5. The FET as claimed in claim 1, wherein said substrate (17) is a silicon-on-insulator (SOI) substrate and said single-crystal silicon region (14) is disposed above a buried oxide layer (18) of said SOI substrate (17).

6. The FET as claimed in claim 5, wherein said semiconductor alloy regions (39) have bottom edges (60) disposed at a depth of about 80% or greater of a depth of a top (64) of said buried oxide layer (18) from a top surface of said single-crystal silicon region (14).

7. The FET as claimed in claim 6, wherein the depth of said bottom edges (60) is about 90% of the depth of said top (64) of said buried oxide layer (18).

8. The FET as claimed in claim 1, further comprising extension regions (25) underlying said first spacers (32) and at least partly underlying said gate stack (29).

9. The FET as claimed in claim 8, further comprising halo regions (23) underlying said first spacers (32) and at least partly underlying said gate stack (29).

10. The FET as claimed in claim 1, wherein said sidewalls of said gate stack (29) are oxidized, wherein said first spacers (32) are disposed over said oxidized sidewalls (31).
11. The FET as claimed in claim 1, further comprising forming second spacers (34) disposed laterally outward from said first spacers (32).
12. The FET as claimed in claim 11, further comprising silicide regions (40) overlying said semiconductor alloy regions (39), said silicide regions (40) spaced from said gate stack (29) by said first spacers (32) and said second spacers (34).
13. The FET as claimed in claim 1, wherein said gate stack (29) includes a gate silicide region (28) and a polycrystalline semiconductor region (26), said gate silicide region (28) overlying and self-aligned to said polycrystalline semiconductor region (26).
14. A field effect transistor (FET) (10), comprising:
 - a gate stack (29) overlying a single-crystal silicon region (14) of a silicon-on-insulator substrate (17);
 - a pair of first spacers (32) disposed over opposite sidewalls of said gate stack (29);
 - a pair of regions (39) consisting essentially of single-crystal silicon germanium disposed on opposite sides of said gate stack (29), each said silicon

germanium region (39) spaced a first distance from said gate stack (29);
a pair of a source region and a drain region (24) at least partly
disposed in respective ones of said silicon germanium regions (39), said source
region and said drain region (24) each spaced a second distance from said gate
stack (29) by a corresponding one of said pair of first spacers (32); and
silicide regions, at least one of said silicide regions (28) disposed as
a layer of said gate stack (29), and at least one of said silicide regions (40) at
least partly overlying said silicon germanium regions (39).

15. A method of fabricating a field effect transistor (FET) (10), comprising:
 - patterning a gate polycrystalline semiconductor layer (26) overlying a single crystal semiconductor region (14) of a substrate (17) having a first composition to form a gate polyconductor (PC) (26);
 - forming sacrificial spacers (50) overlying sidewalls of said PC (26);
 - recessing portions of said single crystal semiconductor region (14) in locations (66) adjacent to said sacrificial spacers (50);
 - epitaxially growing regions (39) consisting essentially of a single crystal semiconductor alloy in said locations (66), said semiconductor alloy regions (39) having a second composition different from said first composition, such that said sacrificial spacers (50) at least partly determine first spacings between said semiconductor alloy regions (39) and said PC (26);
 - removing said sacrificial spacers (50); and
 - completing said FET (10).

16. The method as claimed in claim 15, wherein said single-crystal semiconductor region (14) consists essentially of silicon and said semiconductor alloy regions (39) consist essentially of silicon germanium.
17. The method as claimed in claim 15, wherein said step of completing said FET (10) includes forming second spacers (32) overlying sidewalls of said PC (26) and performing source and drain implants to at least said semiconductor alloy regions (39), using said PC (26) and said second spacers (32) as a mask.
18. The method as claimed in claim 17, wherein locations of source and drain regions (24) of said FET (10) are determined by said source and drain implants, and said second spacers (32) at least partly determine second spacings between said source and drain regions (24) and said PC (26).
19. The method as claimed in claim 18, wherein said first spacings are different from said second spacings.
20. The method as claimed in claim 15, wherein said step of completing said FET (10) further includes performing at least one of an extension implant (25) and a halo implant (23) prior to forming said second spacers (32).
21. The method as claimed in claim 16, wherein said silicon region (14) is disposed in a silicon-on-insulator (SOI) layer (14) of said substrate (17) overlying a buried oxide layer (18) of said substrate (17).

22. The method as claimed in claim 15, wherein said step of recessing said portions of said single crystal semiconductor region (14) includes implanting said portions and preferentially etching said implanted portions relative to portions of said single crystal semiconductor region (14) which are not implanted by said implanting.

23. The method as claimed in claim 22, wherein a depth of said implanting determines a recess depth (60) to which said portions are recessed.

24. The method as claimed in claim 15, wherein
said silicon region (14) is disposed in a silicon-on-insulator (SOI) layer (14) of said substrate (17) overlying a buried oxide layer (18) of said substrate (17),
wherein said step of recessing said portions of said single crystal semiconductor region (14) includes implanting said portions and preferentially etching said implanted portions relative to portions of said single crystal semiconductor region (14) which are not implanted by said implanting,
wherein a depth of said implanting determines a recess depth (60) to which said portions are recessed, and
wherein said recess depth (60) extends to about 80% or greater to a depth of a top (64) of said buried oxide layer (18) from a top surface of said silicon region (14).

25. The method as claimed in claim 24, wherein said recess depth (60) extends to about 90% of said depth of said top (64) of said buried oxide layer (60).

26. The method as claimed in claim 23, wherein said single crystal semiconductor

region (14) consists essentially of silicon, and said implanting implants germanium into said silicon regions (14).

27. The method as claimed in claim 15, further comprising forming third spacers (34) over said second spacers (32), and forming a silicide (40) overlying said semiconductor alloy regions (39), said silicide (40) spaced from said PC (26) by said second spacers (32) and said third spacers (34).

28. The method as claimed in claim 15, further comprising oxidizing said sidewalls of said PC (26) prior to forming said second spacers (32).

29. The method as claimed in claim 16, wherein said second spacers (32) comprise a material that can be etched selectively to silicon oxides, silicon and silicon germainium.

30. The method as claimed in claim 15, further comprising forming a gate silicide (28) from said polycrystalline semiconductor (26) while simultaneously forming said silicide (40) overlying said semiconductor alloy regions (39).




FIG. 1




FIG. 2




FIG. 3

2 / 4




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

4 / 4




FIG. 10




FIG. 11

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US05/34948

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/8238, H01L 21/336
US CL : 438/231; 257/66,72,347,192,616

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 438/231; 257/66,72,347,192,616

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 6,399,451 B1 (Lim et al) 4 June 2004 (04.06.2004), Fig 8	1-5,8-14,16-19,26-30
Y	US 2003/0025135 A1 (Murthy et al) 19 December 2002 (19.12.2002), Fig. 14-15	1, 8-9,20
Y	US 2002/0079544 A1 (Shino) 27 June 2002 (27.06.2002), Fig 7A	5,21-23
Y	US 6,136,636 (Wu) 24 October 2000 (24.10.2000), Fig. 2,5	15
Y	US 2003/0057439 A1 (Fitzgerald) 27 March 2003 (27.03.2003), Fig. 3	15
A	US 2003/0025135 A1 (Matsumoto et al) 6 February 2003 (06.02.2003)	1-30
A	US 5,710,450 (Chau et al) 20 January 1998 (20.01.1998)	1-30
A	US 6,121,200 (Andideh et al) 19 September 2000 (19.09.2000)	1-30
A	US 6,521,949 B2 (Assaderaghi et al) 18 February 2003 (18.02.2003)	1-30



Further documents are listed in the continuation of Box C.



See patent family annex.

*	Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E"	earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O"	document referring to an oral disclosure, use, exhibition or other means		
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

09 January 2006 (09.01.2006)

Date of mailing of the international search report

25 JAN 2006

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
Facsimile No. (571) 273-3201

Authorized officer

Zandra V Smith

Zandra V Smith

Telephone No. (571) 272 ****

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US05/34948

C. (Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,432,754 B1 (Assaderaghi et al) 13 August 2002 (13.08.2002)	I-30
A	US 6,049,114 (Maiti et al) 11 April 2000 (11.04.2000)	I-30