

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
30 September 2004 (30.09.2004)

PCT


(10) International Publication Number
WO 2004/084228 A1

- (51) International Patent Classification⁷: **G11C 11/34**, [JP/JP]; 105, 111-1, Nishitakenomaru, Naka-ku, Yokohama-shi, Kanagawa 231-0852 (JP).
H01L 27/06, 21/822
- (21) International Application Number: PCT/JP2003/003256
- (22) International Filing Date: 18 March 2003 (18.03.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant (for all designated States except US): **KABUSHIKI KAISHA TOSHIBA** [JP/JP]; 1-1, Shibaura 1-chome, Minato-ku, Tokyo 105-8001 (JP).
- (74) Agent: **ITAMI, Masaru**; 301, Daini-Seikoh Bldg., 2-11, Kudan-kita 4-chome, Chiyoda-ku, Tokyo 102-0073 (JP).
- (81) Designated States (national): CN, JP, KR, US.
- (84) Designated States (regional): European patent (DE, FR, GB, HU, RO, SI).
- Published:
— with international search report

- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **TODA, Haruki**

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE CHANGE MEMORY DEVICE



(57) Abstract: A phase change memory device includes a substrate, a plurality of cell arrays stacked above the substrate and each including a matrix layout of a plurality of memory cells, each the memory cell storing therein as data a resistance value determinable by a phase change, a write circuit configured to write a pair cell constituted by two neighboring memory cells within the plurality of cell arrays in such a manner as to write one of the pair cell into a high resistance value state and write the other into a low resistance value state, and a read circuit configured to read complementary resistance value states of the pair cell as a one bit of data.

WO 2004/084228 A1

DESCRIPTION

PHASE CHANGE MEMORY DEVICE

5 [Technical Field]

This invention relates to electrically rewritable phase change memory devices which store therein a resistance value determinable by a phase change between crystalline and amorphous states of memory material in a non-volatile manner.

10 [Background Art]

EEPROM flash memories are known in the prior art as large-capacity multifunctional nonvolatile semiconductor memories. In this type of semiconductor memories, microfabricated ultra-fine circuitry of less than 100nm has
15 been achieved on a flat surface or plane due to recent advances in lithography technologies and etching techniques. As far as considerations on the plane are concerned, it is a must for enlargement of the memory capacity to further advance microfabrication or miniaturization in order to
20 increase a cell number per unit area. However, such further miniaturization is not easy.

In order to increase the memory capacity without advancing the miniaturization, there is employed a method for sealing a plurality of stacked memory chips together
25 into a package or alternatively a method of stacking or laminating memory cell arrays on or above silicon to thereby provide a three-dimensional memory chip. However, the

conventionally conceived cell array stacking techniques are to simply overlie planar cell arrays. In this case, although if the number of such stacked or laminated layers is N then the resultant storage capacity is N times greater than a planar cell array, accessing is done separately in units of respective layers; thus, simultaneous access to a plurality of layers has not been easily achievable.

On the other hand, a phase change memory has been proposed which is expected as a nonvolatile memory for the future use and which utilizes a phase transition between crystalline and amorphous states in chalcogenide glass material (for example, see Jpn. J. Appl. Phys. Vol. 39 (2000) PP.6157-6161 Part 1. NO.11, November 2000 "Submicron Nonvolatile Memory Cell Based on Reversible Phase Transition in Chalcogenide Glasses" Kazuya Nakayama et al). This utilizes the fact that the chalcogenide's resistance ratio of its amorphous state to crystalline state is as large as 100:1 or greater and stores therein such different resistance value states as binary data. The chalcogenide's phase change is reversible, wherein such change is well controllable by an appropriate heating technique or method, which in turn is controllable by the amount of a current flowing in this material.

In the case of designing such a phase change memory in ultra-large scale, unwanted variations or irregularities in distributions of low resistance values and high resistance values of memory cells within a cell array become larger so

that how to provide the required read/write margins becomes an important technical issue.

[Disclosure of Invention]

5 A phase change memory device in accordance with one embodiment of the invention includes a substrate, a plurality of cell arrays stacked above the substrate and each including a matrix layout of a plurality of memory cells, each the memory cell storing therein as data a
10 resistance value determinable by a phase change, a write circuit configured to write a pair cell constituted by two neighboring memory cells within the plurality of cell arrays in such a manner as to write one of the pair cell into a high resistance value state and write the other into a low
15 resistance value state, and a read circuit configured to read complementary resistance value states of the pair cell as a one bit of data.

[Brief Description of Drawings]

20 Fig. 1 is a diagram showing an equivalent circuit configuration of a basic cell array in accordance with an embodiment of this invention.

 Fig. 2 is a diagram showing a schematic layout of a three-dimensional cell array of an embodiment.

25 Fig. 3 is an I-I' cross-sectional diagram of Fig. 2 in the case of a two-layer cell array.

 Fig. 4 is an equivalent circuit of the three-

dimensional cell array.

Fig. 5 is an I-I' cross-sectional diagram of Fig. 2 in the case of a four-layer cell array.

Fig. 6 is a diagram showing a film deposition process step of from a chalcogenide layer up to an n-type silicon layer after having formed bit lines.

Fig. 7 is a diagram showing a memory cell patterning process step.

Figs. 8A-8C are diagrams for explanation of a lithography process for memory cell patterning.

Fig. 9 is a diagram showing a cell block arrangement method of a four-layer cell array.

Fig. 10 is a diagram showing a basic configuration of a selector circuit which selects a bit line and word line of a cell array.

Fig. 11 is a diagram showing a bit-line selector circuit configuration of the four-cell array.

Fig. 12 is a diagram showing a word-line selector circuit configuration of the four-layer cell array.

Fig. 13 is a diagram for explanation of the "0" write principle of a memory cell of this embodiment.

Fig. 14 is a diagram for explanation of the "1" write principle of a memory cell of this embodiment.

Fig. 15 is a diagram showing a resistance value distribution of data of a cell array.

Fig. 16 is a diagram showing a resistance value distribution of data in a large-capacity cell array.

Fig. 17 is a diagram showing one arrangement method of a pair cell in accordance with this invention.

Fig. 18 is a diagram showing another arrangement method of a pair cell in accordance with this invention.

5 Fig. 19 is a diagram showing a three-dimensional equivalent circuit of an example which applies the pair-cell arrangement method of Fig. 17 with respect to a four-layer cell array.

Fig. 20 is a diagram showing a three-dimensional
10 equivalent circuit of an example which applies the pair-cell arrangement method of Fig. 18 to the four-layer cell array.

Fig. 21 is a diagram showing configurations of a read circuit and a write circuit which are applied to a three-dimensional cell array using the pair-cell arrangement
15 method of Fig. 19.

Fig. 22 is a diagram showing a positive/negative logic write pulse combining method in the write circuit of Fig. 21.

Fig. 23 is a diagram showing a sense amplifier circuit configuration in the read circuit of Fig. 21.

20 Fig. 24 is a diagram showing a configuration of a write pulse generation circuit in the write circuit of Fig. 21.

Fig. 25 is a diagram showing the waveforms of write pulse signals which are output from the same write pulse generation circuit.

25 Fig. 26 is a diagram showing a configuration of a pulse booster circuit in the write circuit of Fig. 21.

Fig. 27 is a diagram showing operation waveforms of the

pulse booster circuit.

Fig. 28 is a diagram showing the waveforms of write pulse signals that are potentially raised or boosted by the pulse booster circuit in a way corresponding to the write pulse signal waveforms of Fig. 25.

Fig. 29 is a diagram showing write pulse waveforms by two successive write operations with respect to two pair cells in the case of employing the pair-cell arrangement method of Fig. 20.

Fig. 30 is a diagram showing other write pulse waveforms with respect to 2 pair cells when similarly employing the pair-cell arrangement method of Fig. 20.

Fig. 31 is a diagram showing a simultaneous write pair-cell selecting method which is different from Fig. 29 in the case of the pair-cell arrangement method of Fig. 19.

Fig. 32 is a diagram showing write pulse waveforms of simultaneous write of two pair cells by use of the selecting method.

Fig. 33 is a diagram showing a method of generating the write pulse waveforms.

Fig. 34 is a diagram showing a write pulse generator circuit which generates the write pulses.

Fig. 35 is a diagram for explanation of a readout method for two bitline-sharing pair-cells.

Fig. 36 is a diagram for explanation of a sequential readout method of a plurality of 2-pair cells, which generalizes the above-noted readout method.

Fig. 37 is a diagram showing a stacked cell array structure which corresponds to Fig. 5 in the case of using PN junction diodes.

Fig. 38 is a diagram showing an integrated structure of cell arrays and write circuitry operatively associated therewith.

[Embodying Mode]

Fig. 1 shows a basic cell array configuration of a phase change memory in accordance with an embodiment, with respect to a 3x3 matrix portion thereof. A plurality of first wiring lines (hereinafter, referred to as "bit lines") BL are provided and disposed in parallel; a plurality of second wiring lines (referred to hereinafter as "word lines") WL are provided and arranged in such a manner as to cross or intersect them. Memory cells MC are laid out at respective crossing points or intersections of these word lines WL and bit lines BL. A memory cell MC is a series connection circuit of a variable resistive element VR and a diode SD. The variable resistive element VR is made of chalcogenide and stores as binary data in a nonvolatile manner the largeness or smallness of a resistance value due to a phase transition between its crystalline and amorphous states.

Although the diode SD is a Schottky diode in the case of this embodiment, a pn junction diode is alternatively useable. One end of the memory cell MC is connected to a

bit line BL; the other end of it is connected to a word line WL. Although in the drawing the diode SD is with the word-line WL side as an anode, the polarity of diode SD may be reversed or alternatively the layout of the variable
5 resistive element VR and diode SD can be made inverse in view of the fact that what is required here is to obtain the cell selectivity based on a potential voltage relationship of the word line WL and bit line BL.

As previously stated, data is stored in the form of a
10 resistance value of the resistive element VR of each memory cell MC. In an unselected or non-select state, all the word lines WL are set at "L" level and all bit lines BL are at "H" level. One example is that "H" level is 1.8 V and "L" level is 0V. In this nonselect state, the diodes SD of all
15 the memory cells MC are in a reverse bias state and thus in an off-state so that no currents flow in any resistive elements VR. Considering the case of selecting a central memory cell MC which is encircled by broken lines in the cell array of Fig. 1, set a presently selected word line WL
20 at "H" while letting a selected bit line BL be at "L." With this setting, at a selected cell, its diode SD becomes forward-biased to cause a current to flow therein.

As the amount of a current flowing in the selected cell at this time is determined by the phase of the chalcogenide
25 which makes up the resistive element VR, detecting whether the current amount is large or small enables achievement of data readout. It is also possible for the chalcogenide of

the resistive element VR to generate a phase transition by getting higher the "H" level potential of a selected word line to thereby increase the current amount and by utilizing heat-up of a cell portion due to this current, by way of
5 example. Thus, it is possible to select a specific cell in the cell array and to rewrite the information of such cell.

In this way, in the cell array of this embodiment, accessing is done only by potential level setup of a single word line WL and a single bit line BL. In the case of
10 providing a transistor for cell selection, an extra signal line is required for selection of the gate of such transistor within the cell array; however, in this embodiment, such signal line is not required in any way. Additionally, in view of the fact that the diode is simpler
15 in structure than the transistor, the cell array becomes simpler in configuration due to this feature along with the decreased signal line feature, which in turn makes it possible to achieve higher integration densities of the cells involved.

20 Regarding the diode SD which is used for cell selection, a Schottky diode is used therefor in particular whereby many effects are obtainable. Firstly, the Schottky diode is a majority-carrier element unlike pn junction diodes whereby accumulation of minority carriers hardly takes place so that
25 high-speed access becomes possible. Second, both the cell array configuration and the fabrication process become simpler because of the fact that it is unnecessary to form

any pn junctions. Third, Schottky junctions remain stable relative to temperatures unlike the pn junctions which inherently suffer from temperature-induced changes or variations in characteristics.

5 Although in the above operation explanation one specific case was indicated in which the potential levels of a word line WL and bit line BL are controlled to perform resistance value detection (data readout) and phase-change control (data write or data program) of the chalcogenide
10 that makes up the resistive element VR, it is also possible to perform the read and write operations by controlling the levels of currents flowing in the word line WL and bit line BL. These voltage control scheme and current control scheme are different from each other in the significance of energy
15 to be given to the chalcogenide during reading of a resistance value. This is because the chalcogenide is higher in resistance value when it is set in its amorphous state and low in resistance value in the crystalline state thereof. More specifically, if the voltage control is used
20 then power being produced in the chalcogenide becomes equal to v^2/R , where R is the resistance of chalcogenide; if the current control is used then the same is defined by iR^2 . Due to this, the both schemes are different from each other in influenceability of a temperature change of the chalcogenide
25 in the process of resistance detection being given to the phase change. Accordingly, an appropriate one of these schemes may be chosen by taking account of the cell

structure and the stability as given to the phase state of the chalcogenide.

So far, the configuration of the basic cell array has been explained. In this embodiment, a three-dimensional
5 (3D) cell array structure with a plurality of cell arrays stacked or laminated on or above a substrate is used. Such 3D cell array structure will be explained below.

Fig. 2 and Fig. 3 show an example with a stacked structure of two cell arrays MA0, MA1, wherein Fig. 2
10 depicts a schematic layout and Fig. 3 is its I-I' cross-sectional diagram. The same numerals are used at corresponding portions of a lower cell array MA0 and an upper cell array MA1 while distinguishing one from the other by addition of "a" and "b" thereto. A silicon substrate 10
15 which is covered by a silicon oxide film 11 is used as an insulative dielectric substrate. Firstly, on this substrate, a plurality of mutually parallel bit lines (BL0) 12a are formed and laid out. On these bit lines 12a, column-like memory cells MC are formed and disposed in a spaced-apart
20 manner, wherein each cell consists essentially of a stacked structure of a variable resistive element VR that is comprised of a chalcogenide layer 13a and a Schottky diode SD.

To be more concrete, memory cells MC of the first layer
25 cell array MA0 are formed by patterning of a lamination or multilayer film of the chalcogenide layer 13a, an ohmic electrode 14a, an n⁺-type silicon layer 15a and an n-type

silicon layer 16a. The memory cells MC are pattern-formed into columnar shapes by use of a method as will be explained later. At this stage, the Schottky diodes SD remain unfinished yet—only their main body portions are made.

5 Peripheral portions of the memory cells MC are buried with an interlayer dielectric film 17 and then made flat or "planarized."

And, word lines (WL) 18 are formed which become anode electrodes of the diodes SD and which commonly connect the diodes SD in the direction that crosses the bit lines 12a. A Schottky junction is formed between the word line 18 and the n-type silicon layer 16a, thus obtaining the Schottky diode SD. Optionally, in order to make a more preferable Schottky diode, it is also permissible to form a metal film in addition to the word line 18, which film is in Schottky contact with the n-type silicon layer 16a.

A space between adjacent word lines 18 is filled with a buried interlayer dielectric film 19 and then planarized. And on this film, a second layer cell array MA1 is stacked. More specifically, through patterning of a lamination film of an n-type silicon layer 16b, an n⁺-type silicon layer 15b, an ohmic electrode 14b and a chalcogenide 13b, column-like memory cells MC are formed each of which is a stacked body of a Schottky diode SD and a variable resistive element VR. The layout of these memory cells MC is the same as that of the first layer cell array MA0. A Schottky junction is formed between a word line 18 and the n-type silicon layer

16b. The periphery of this memory cell MC also is filled with a buried interlayer dielectric film 20 and then planarized. Furthermore, bit lines (BL1) 12b are formed by patterning in such a manner as to commonly connect
5 chalcogenide layers 13b which are aligned or queued in the direction that crosses the word lines 18 at right angles.

In the way stated above, the cell arrays MA0, MA1 are stacked each other while commonly sharing the word lines (WL) 18. Although in Fig. 3 an example is shown wherein the
10 cell arrays MA0, MA1 are opposite to each other in the lamination order of the Schottky diode SD and resistive element VR, the same lamination order may alternatively be used. Additionally the lamination order of resistive element VR and diode SD may also be reversed within each
15 cell array MA0, MA1. In brief, as far as the scheme for accessing while setting a selected word line WL at "H" level and a selected bit line BL at "L" level is employed, the lamination order of diode SD and resistive element VR per se is not so important if the diode SD is disposed to have its
20 polarity with the word line WL side as an anode in both of the upper and lower cell arrays.

Fig. 4 shows, in equivalent circuit form, the stacked layer structure of the cell arrays MA0, MA1 thus arranged in this way. Although this invention makes use of such stacked
25 cell arrays that consist of at least two layers, the invention should not be limited thereto and it is possible to stack a further increased number of layers of cell arrays.

Fig. 5 shows a stacked structure of four cell arrays MA0-MA3 as a more preferable example. Corresponding portions of each cell array uses the same numerals with "a," "b," "c" and "d" being added thereto in the order as sequentially counted up from the lowest part. The above-explained stacked structure of the two-layer cell arrays MA0, MA1 is repeated so that a detailed explanation is omitted herein. Word lines (WL0) 18ab are commonly used or shared between the first layer cell array MA0 and the second layer cell array MA1. Bit lines (BL1) 12bc are shared between the second layer cell array MA1 and a third layer cell array MA2. Word lines (WL1) 18cd are shared between the third layer cell array MA2 and a fourth layer cell array MA3. Respective ones of bit lines (BL0) 12a of the lowermost layer cell array MA0 and bit lines (BL2) 12d of the uppermost layer cell array MA3 are prepared independently.

The above-stated three-dimensional cell array is such that the word lines WL and bit lines BL are formed with the line/space= $1F/1F$, where F is the minimum device-feature size, by way of example. And, in each cell array, a column-like memory cell MC with its chalcogenide and diode stacked over each other is disposed at each cross point or intersection of the word lines WL and bit lines BL.

To achieve further miniaturization in the manufacture of such three-dimensional cell array, it is a must to take into consideration the influenceability of diffraction of electromagnetic waves or the like at exposure steps. In

this point of view, whenever an attempt is made to lay out the memory cells at positions distant far from the stripe-shaped word lines and bit lines, it is difficult to optimize the fabrication processes required therefor. In the three-
5 dimensional cell array of this embodiment, the memory cells are placed at respective intersections of the bit lines and word lines in the state that each cell is interposed or "sandwiched" between bit and word lines. In the light of this, when performing resist exposure for memory cell
10 etching purposes, double exposure of stripe-shaped mask patterns for the bit lines and word lines is carried out to thereby enable patterning of highly miniaturized ultrafine memory cells without receiving any possible influence of diffraction or the like. This point will be explained in
15 more detail below.

Fig. 6 is a state obtained after patterning formation of the bit lines (BL) 12a above a substrate, with a chalcogenide film 13a, ohmic electrode film 14a, n⁺-type silicon film 15a and n-type silicon film 16a being
20 sequentially stacked thereon. On this multilayer film, a resist 30 with column-like portions is pattern-formed by lithography. And with this resist 30 as a mask, the multilayer film is etched to form lamination film-based columnar memory cells (note here that these are unfinished
25 yet at this stage) which are disposed over the bit lines 12a in such a manner that adjacent ones are spaced apart from each other as shown in Fig. 7. Thereafter, as has been

shown in Fig. 3, marginal spaces of the columnar memory cells are filled with a buried dielectric film 17; then, form word lines 18 which function also as the anode electrodes of diodes, thus completing the first layer cell array MA0.

For the patterning of the laminated films such as shown in Fig. 7, a double exposure technique of the resist is utilized. Its lithography process will be explained in detail by use of Figs. 8A-8C. After having formed the lamination film structure of Fig. 6, deposit a resist 30 on the entire surface area of the n-type silicon film 16a; then, the first resist exposure is performed using an exposure mask 31 shown in Fig. 8A. The exposure mask 31 is the one in which long opening portions 31a and light shielding portions 31b extending in an "x" direction (in the direction along the bit lines) are alternately arranged in a "y" direction. This exposure mask 31 is the same one as that used for patterning of the bit lines (BL) 12a so that exposure is done with the pattern overlapping the bit lines 12a. Subsequently, let the same exposure mask 31 rotate by 90°; then, perform the second exposure in a way as shown in Fig. 8B. This is the same as that used for patterning of the word lines (WL) 18ab; thus, exposure is to be done with the pattern overlapping the word lines 18ab which will be later formed. Supposing that the resist 30 is made of a photosetting resin (i.e., negative type resist), the resist 30 is such that each crossing portion of such two-time

exposure patterns is sufficiently hardened by the double exposure. Accordingly, developing the resist 30 makes it possible to leave an array of dot-shaped resist portions 30 as shown in Fig. 8C. With this resist 30 as a mask, etch
5 the laminated films to thereby enable formation of the columnar ultrafine or "micro" memory cells stated previously.

By repeating such lithography and etching processes with respect to each cell array, a three-dimensional cell array with memory cells disposed at the same positions of
10 each cell array is obtained. As shown in Figs. 8A and 8B, if reduced-size exposure of $1/n$ is performed with the width of the opening 31a and light shield portion 31b of the exposure mask 31 being set at $n \times F$ (F : minimum device-feature size), the resulting bit lines BL and word lines WL become
15 the line/space= $1F/1F$. In this case, the unit cell area of each cell array becomes equal to $4F^2$.

As described above, when the resist 30 is of negative type, double exposure portions, which are exposed at twice by two exposure steps, are remained as etching masks. In
20 contrast to this, positive type resist may also be employed. When such the resist is used, it is required to perform two exposure steps as similar to the above-described example by use of an inverse exposure mask that has a pattern inverted to the above-described exposure mask 31. In this case, non-
25 exposed portions of the resist during the two exposure steps are remained as etching masks as similar to the above-described example.

While the three-dimensional cell array of this embodiment enables realization of a large storage capacity of memory, it is preferable when performing data processing to receive certain considerations as to the accessing of the
5 three-dimensional cell array. More definitely, arrange three-dimensional cell blocks that are preferable for use during data search or else.

Fig. 9 shows a setting method of cell blocks for use as the units of data access, with respect to a three-
10 dimensional cell array 40 of the MA0-MA3 shown in Fig. 3. In Fig. 9, the three-dimensional cell array 40 is indicated as a rectangular solid body, wherein this cell array 40 is such that a plurality of cell blocks 41 are partitioned on its upper surface by imaginary or virtual boundary lines A,
15 B which perpendicularly cross at right angles each other. Here, an example is shown in which a single cell block 41 is defined as a rectangular solid body that includes twelve bit lines within a range as interposed by virtual boundaries A with constant intervals extending in parallel to the bit
20 lines BL and also includes eight word lines within a range as interposed by virtual boundaries B with fixed intervals in parallel to the word lines WL. Thus the cell block 41 becomes a three-dimensional assembly of $4 \times 4 \times 4 = 64$ cells.

In Fig. 9, the bit lines BL and word lines WL are shown
25 only with respect to a single cell block 41, which is indicated by oblique lines. BL00 to BL03 are bit lines of the first layer cell array MA0; BL10-BL13 are shared bit

lines of the second layer cell array MA1 and the third layer cell array MA2; and, BL20-BL23 are bit lines of the fourth layer cell array MA3. WL00-WL03 are shared word lines of the first layer cell array MA0 and second layer cell array
5 MA1; WL10-WL13 are shared word lines of the third layer cell array MA2 and fourth cell array MA3.

Fig. 10 shows an exemplary configuration of a basic selector circuit 50 used to transfer a positive logic pulse(s) and a negative logic pulse(s) to the word lines WL and the bit lines BL of the cell array respectively during
10 data reading or writing. The selector circuit 50 has a PMOS transistor QP1 which is driven by a select signal /WS during reading to connect a word line WL to a pulse signal line WP and an NMOS transistor QN0 which is driven by a select
15 signal BS to connect a bit line BL to a pulse signal line BP. The selector circuit 50 also has a reset-use NMOS transistor QN1 and a reset-use PMOS transistor QP0, which are for retaining the word line WL at a low level and holding the bit line BL at a high level in non-select events.

20 The select signals /WS, BS are outputs of an address decoder: in a non-select state, /WS="H" and BS="L." Thus, in the nonselect state, the select transistors QP1, QN0 turn off and the resetting transistors QN1, QP0 turn on, causing the word line WL to be set at "L" level of Vss while letting
25 the bit line BL stay at "H" level of Vcc. In a select state, the reset transistors QN1, QP0 turn off and the select transistors QP1, QN0 turn on. During data reading, the word

line WL and bit line BL are connected to the signal lines WP, BP respectively as shown in the drawing. Suppose that these signal lines WP and BP are given "H" level (for example, $V_{cc}=1.8V$) pulse and "L" level (e.g. $V_{ss}=0V$) pulse, respectively when selected. Whereby, a read current flows in a memory cell MC in accordance with the turn-on time periods of the select transistors QP1, QN0.

Practically, in the case of employing the cell block arrangement such as shown in Fig. 9, the select signals /WS, BS are select signals used to select a cell block, wherein bit-line selection and word-line selection within the cell block are to be performed by the signal lines WP and BP, respectively. Practically, configurations of bitline/wordline selector circuits operatively associated with the cell block 41 shown in Fig. 9 are depicted in Fig. 11 and Fig. 12.

A bitline selector circuit 50a shown in Fig. 11 has NMOS transistors QN00-QN03 which are for connecting the bit lines BL00-BL03 to pulse signal lines BP00-BP03 respectively, NMOS transistors QN10-QN13 for connecting the bit lines BL10-BL13 to pulse signal lines BP10-BP13 respectively, and NMOS transistors QN20-QN23 for connecting the bit lines BL20-BL23 to pulse signal lines BP20-BP23 respectively. The gates of these NMOS transistors are commonly driven by the select signal BS. The select signal BS is activated by an AND gate G10 to become "H." Whereby, it is possible to supply a required negative logic pulse to each bit line BL_{ij}

through its corresponding pulse signal line BPij and also via the turned-on NMOS transistor QNij associated therewith.

A wordline selector circuit 50b shown in Fig. 12 has PMOS transistors QP00-QP03 which are for connecting the word lines WL00-WL03 to pulse signal lines WP00-03 respectively, and PMOS transistors QP10-QP13 for connecting the word lines WL10-WL13 to pulse signal lines WP10-WP13 respectively. The gates of these PMOS transistors are commonly driven by the select signal /WS. This select signal /WS is made active by a NAND gate G20 to become "L." Thus it is possible to supply a required positive logic pulse to each word line WLij through a corresponding pulse signal line WPij and also via the turned-on PMOS transistor QPij associated therewith.

The pulse signal line BPij of Fig. 11 is provided in common for a plurality of cell blocks in the direction extending at right angles to bit lines. The pulse signal line WPij of Fig. 12 is provided in common for a plurality of cell blocks in the direction at right angles to word lines. Thus it is possible to perform scanning of the bit lines and word lines within a cell block by selecting any desired cell block while using the AND gate G10 of Fig. 11 and the NAND gate of Fig. 12 as a block decode circuit in a way based on the negative logic pulse and the positive logic pulse being given to the pulse signal lines BPij, WPij respectively.

Although not specifically shown in the selector circuits 50a, 50b of Fig. 11 and Fig. 12, reset transistors

for holding each bit line and word line at the high level Vcc and low level Vss respectively in the nonselect state are provided in the way shown in Fig. 10. Also note that these selector circuits 50a, 50b are formed on the silicon
5 substrate 10 prior to formation of the three-dimensional cell array shown in Fig. 5.

When a great number of phase-change memory cells are integrated together as the three-dimensional cell array stated above, unwanted variability or irregularity in
10 characteristics thereof causes problems. In practical use, the data state or status of a cell which utilizes the phase change of chalcogenide can change and vary depending on its past experiences (history) along with the environment thereof. An example is as follows: while setting a
15 chalcogenide layer in the state that is full of amorphous portions—namely, in amorphous-rich state—in order to write data "0" (high resistance value state) and setting the chalcogenide layer in a crystalline part-rich state in order to write data "1" (low resistance value state), such cell's
20 initial state is different depending on its history and position.

The cell's state change will be explained using Fig. 13 and Fig. 14. Fig. 13 shows a state change of chalcogenide in the case of writing data "0" into a cell which is in the
25 data "0" or "1" state. In this case, give a current pulse which permits the chalcogenide layer to become in a melt state, without regard to the cell's initial state. Since

the ones that become electrodes at this time are metal layers M1, M2 which interpose or "sandwich" the chalcogenide layer therebetween, portions of the chalcogenide which are good in heat conduction and are in contact with the metal faces do not lead to the melt state. Accordingly a melted or fused region behaves to expand from the center of the chalcogenide up to its peripheral portions, roughly resulting in the situation shown in the drawing. When the current pulse is cut off, heat radiates through the metal layers M1, M2 thereby causing the chalcogenide to be cooled down rapidly and thus become data "0" with increased amorphous portions. While quickly heat releasable portions are amorphized first, it is not always true that a fixed region becomes amorphous because the heat radiation situation is different on a case-by-case basis depending on the situation around the cell and its previous history or the like. This becomes the cause of unwanted variations or irregularities of the high resistance value that is obtained by "0" writing.

Fig. 14 shows the case of writing data "1" into a cell of "0" or "1" state. In this case, give a current pulse with less power concentration than during "0" writing in such a way as to heat up the chalcogenide layer for long sustaining its high temperature state without regard to the initial state of the cell. The heat-up is the Joule heating of the resistance of chalcogenide per se, resulting in an increase in temperature at an amorphous portion; then, this

portion is annealed to become data "1" with increased polycrystalline portions. At this time also, how many portions of the chalcogenide are polycrystallized is different in heat radiation conditions depending upon the situation around the cell and the history up to now and the like; thus, a fixed region will not always be subjected to polycrystallization. This becomes one cause of unwanted variations or fluctuations in low resistance value of "1" writing.

10 Although there are the above-stated resistance value variations, when looking at a single cell, the resistance value of data "0" which was set in the amorphous state is higher than that of data "1" as set in the polycrystalline state irrespective of the environment and status thereof.

15 Accordingly, when taking a look at a limited range of a less number of cells, a gap in which no resistance values overlap each other takes place between a high resistance value distribution of "0" data cell and a low resistance value distribution of "1" data cell, as shown in Fig. 15. It

20 should be noted that the high resistance value distribution and the low resistance value distribution are asymmetrical in most cases, wherein the center of the gap of these distributions is changeable due to the cell array's situation. In the data state distribution such as shown in

25 Fig. 15, it is possible to determine or judge whether the cell data is "1" or "0," by monitoring the exact resistance value of the cell by use of a reference value R_{ref} which is

indicated by arrow in the drawing.

However, even if the resistance value of "1" data of a certain cell is always lower than that of "0" data, it will possibly happen that the setting of the reference value R_{ref} is hardly achievable in cases where the cells used increase in number such as in three-dimensional cell arrays with the history and environment of each cell being significantly different within a cell array. This can be said because if the cell number increases then the gap shown in Fig. 15 gets smaller accordingly. Fig. 16 shows such a situation. In Fig. 16, there are exemplarily shown resistance value distributions of four groups A, B, C, D which are selected from among those of a large capacity of cell array and each of which includes three adjacent cells as selected therefrom at random. In this situation, although the reference value setting is enabled within each group, the setting becomes difficult with respect to an entirety of the cell array.

Consequently in this embodiment, a scheme is used which enables well stabilized data readout without having to use any reference values. This point will be explained in detail below. Even in the situation with an increased cell resistance value variation or irregularity as shown in Fig. 16, the gap between the high resistance value distribution and low resistance value distribution can still be reserved when looking at each group with an ensemble of adjacent cells. In light of this fact, this embodiment is specifically arranged to handle two cells nearly disposed as

a pair and then write a high resistance value state into one of them while writing a low resistance value in the other. And a technique is used to read out the complementary data of these paired cells—say, cell pair—as a one bit of data.

5 With such an arrangement, even in cases where a partial overlapping is present in the distributions of the cell's high resistance value state and low resistance value state in the entirety of a three-dimensional cell array, it is possible to reliably read/write the cell data with no
10 failures while at the same time eliminating the use of the reference value R_{ref} stated supra.

Fig. 17 and Fig. 18 show two methods for cell pair selection. In Fig. 17, a pair is configured in a way which follows: between the upper and lower neighboring cell arrays
15 which share word lines WL, one of two upper and lower neighboring cells MC is regarded as a true-value cell (true cell) T-cell; the other is handled as a completing cell (complementary cell) C-cell. Fig. 18 is an example which makes a pair of two neighboring cells MC which are in the
20 same cell array and which share a word line WL while being connected to different bit lines BL00, BL01. Assume in either one that the positive logical value of binary data is written into the true cell T-cell whereas the negative logic value is written into the complementary cell C-cell. More
25 specifically, in either one of the cases of Fig. 17 and Fig. 18, the cell pair shares a word line with each cell being associated with a separate bit line.

Although a practically implemented data write/read circuit will be explained below, in the following embodiments, an explanation will be given of a three-dimensional cell array having four-layered cell arrays MA0-
5 MA3 shown in Fig. 5 and Fig. 9. Regarding part of the cell block 41 of Fig. 9, a three-dimensional equivalent circuit and a selection method of a cell pair therein are exemplarily shown in Fig. 19 and Fig. 20 in a way corresponding to Fig. 17 and Fig. 18.

10 In the example of Fig. 19, two upper and lower neighboring cells which belong respectively to the first layer cell array MA0 and the second layer cell array MA1 that share word lines are organized into a pair of T-cell10, C-cell10. Similarly two upper and lower neighboring cells
15 between the third layer cell array MA2 and fourth layer cell array MA3 which share word lines are formed as a pair of T-cell11, C-cell11.

In Fig. 20, two neighboring cells within the first layer cell array MA0 which share a word line are organized
20 into a pair of T-cell10, C-cell10. Similarly two neighboring cells within the second layer cell array MA1 which share a word line are made as a pair of T-cell11, C-cell11. The same goes with the third layer and fourth layer cell arrays MA2, MA3. In Figs. 19-20, the direction of a current at the time
25 of selecting each pair is shown.

An explanation will next be given of a write circuit and a read circuit which are used when writing and reading

complementary data into and from a cell pair by using the three-dimensional cell array in the way stated above.

Fig. 21 shows a read circuit 60 and a write circuit 70 with respect to two cell pairs (T-cell₁₀, C-cell₁₀), (T-cell₁₁, C-cell₁₁) which are selected by bit lines BL_{0n}, BL_{1n} and word lines WL_{0m}, WL_{1m} within the four-layer cell arrays MA₀-MA₃ shown in Fig. 19, where m and n are given integers. Main parts of the read circuit 60 and write circuit 70 are formed prior to formation of the cell arrays on or over the silicon substrate 10, above which the cell arrays shown in Fig. 5 are to be formed. Note however that portions of pulse voltage booster circuits 72a, 72b of the write circuit 70 are formed using the same semiconductor films as the cell arrays during the fabrication process of the cell arrays. This point will be described later. Additionally, although the read circuit 60 and write circuit 70 are obviously required so that when one of them is in active, the other is kept inactive, a control circuit unit of these active and inactive operations is omitted also in the explanation presented below.

The read circuit 60 is configured from a sense amplifier circuit SA1 which detects a difference between cell currents flowing in the bit lines BL_{0n}, BL_{1n} of the paired cells or pair cells C-cell₁₀, T-cell₁₀ that share the word line WL_{0m}, and a sense amp circuit SA2 which detects in a similar way a difference between pair cell currents of C-cell₁₁, T-cell₁₁ flowing in the bit lines BL_{1n}, BL_{2n} that

share the word line WL_{1m}. Connected to these sense amps SA are the bit lines BL_{0n}, BL_{1n}, BL_{2n} which are selected by the selector circuit 50 through signal lines BP_{0m}, BP₁, BP_{2n}, respectively.

5 Fig. 21 shows the case where two neighboring cells in the lamination direction constitute a pair cell in the manner shown in Fig. 17. On the contrary, in the scheme of Fig. 18 which handles two neighboring cells within a cell array as a pair cell, the sense amps SA of the read circuit
10 are to be connected between the neighboring bit lines within the same cell array, to which such paired cells are connected.

Practically the sense amp circuit SA is arranged as shown in Fig. 23. Bit lines BL_{1k}, BL_{1'k} which are coupled
15 to the pair cells C-cell, T-cell are connected to low potential power supply lines BPS_{1k}, BPS_{1'k} through signal lines BP_{1k}, BP_{1'k} and also via resistors R_{1k}, R_{1'k}, respectively. A word line WL is held at a low level when it is non-selected: a positive logic pulse which becomes a high
20 level when selected is given thereto. On the other hand, as has been explained in Fig. 11, the signal lines BP_{1k}, BP_{1'k} are held at a high level at the time of nonselection: during reading, a negative logic pulse voltage is selectively given thereto. Accordingly, when selected, a cell current as
25 shown in the drawing flows in each cell. Let this cell current be converted into a voltage by the resistors R_{1k}, R_{1'k}; then, detect a difference of such voltage by a

differential amplifier DA. Whereby, if the pair cell data is T-cell="0" (high resistance) and C-cell="1" (low resistance), then Sout="L" ("0") is obtained; if the pair cell data is opposite then Sout="H" ("1") is obtained.

5 In this way, with the read circuit of this embodiment, let the bit lines that are connected to the complementary pair cells T-cell, C-cell be as inputs of the differential amplifier DA, wherein any fixed reference value is not used in any way. More specifically, convert the currents which
10 flow in the pair cells respectively to voltages by use of the resistors; then, compare a difference of complementary data by the differential amp. With such an arrangement, it is possible to hold and read information with enhanced stability. Even where a large scaled three-dimensional cell
15 array is used with increased variations in cell's resistance value distribution, it is possible to perform a well stabilized read operation because an appreciable difference between the high resistance value state and low resistance value state is obtainable between the neighboring pair cells
20 as stated previously.

It should be noted that as shown in the example of Fig. 21, the stacked pair cells C-cell0, T-cell0 and pair cells C-cell1, T-cell1 share the bit line BL1n. This shared bit line BL1n is connected to input terminals of the both of
25 two sense amp circuits SA1, SA2. Hence, these two sense amps SA1, SA2 are incapable of simultaneously detecting respective cell current differences of two pair cells. In

the way discussed above, in case a bit line is shared by pair cells, it is necessary to perform the read operations due to two sense amps SA1, SA2 in a time-divisional manner as will be later described. This is also true for the case
5 which constitutes pair cells within a cell array. In other words, in case two pair cells neighbor upon each other while sharing a bit line, two sense amp circuits which perform data detection of these two pair cells are required to perform read operations in a time-divisional fashion.

10 A principal concept of the write circuit 70 of this embodiment lies in that it performs a pulse-driven simultaneous writing operation with respect to a plurality of adjacent memory cells in the three-dimensional cell array. In practical use, possible combinations of at least two
15 memory cells being subjected to such simultaneous writing are as follows. Here, the two memory cells being subject to simultaneous writing include a case of making a pair and another case of not doing so.

- (1) Two upper and lower neighboring memory cells of two
20 upper and lower neighboring cell arrays which share word lines,
- (2) Two upper and lower neighboring memory cells of two upper and lower neighboring cell arrays which share bit lines, and
- 25 (3) Two neighboring memory cells within a single cell array which share a word line.

Practically the write circuit 70 of Fig. 21 shows an

example which performs a simultaneous write operation with respect to two pair cells that are formed of four memory cells C-cell0, T-cell0, C-cell1, T-cell1 as aligned in the lamination direction of the four-layer cell array. More specifically the write circuit 70 of Fig. 21 has a write pulse generation circuit 71 which generates a positive logic write pulse and a negative logic write pulse to be given to a word line and a bit line which are selected by the selector circuit 50 respectively, and a set of pulse voltage booster circuits 72a, 72b which perform pulse width adjustment and voltage boosting operations of such positive and negative logic write pulses whenever the need arises.

The write pulse generator circuit 71 generates negative logic write pulses L0n, L1n, L2n which are to be given to the bit lines BL0n, BL1n, BL2n respectively and also positive logic write pulses H0m, H1m to be given to the word lines WL0m, WL1m respectively. Here, the negative logic write pulse L0n being given to the bit line BL0n of the lowermost layer cell array is used as a reference pulse. Specifically, the negative logic write pulse L0n is supplied to the signal line BP0n without passing through any voltage booster circuit and is supplied to the bit line BL0n via the selector circuit 50. For the other positive logic write pulses H0m, H1m and negative logic write pulses L1n, L2n, the booster circuits 72a, 72b are provided in order to perform any required potential rise-up while giving a necessary delay thereto in relation to the negative logic

write pulse L0n for use as the reference.

Practically the relationship of inputs to the voltage booster circuits 72a, 72b and outputs of respective booster circuits 72a, 72b is as shown in Fig. 22. To the positive pulse booster circuit (PP-BOOST) 72b which potentially raises the positive logic write pulse H0m to be given to the word line WL0m, the negative logic write pulses L0n, L1n which are to be given to the bit lines BL0n, BL1n that interpose the word line WL0m therebetween are supplied along with the positive logic write pulse H0m. Whereby, determine a voltage boosting operation and an overlap time period of the negative logic write pulses L0n, L1n and positive logic write pulse H0m in accordance with data being written. Similarly, to the negative pulse booster circuit (NP-BOOST) 72a which boosts the negative logic write pulse L1n to be given to the bit line BL1n, the positive logic write pulses H0m, H1m which are to be given to the word lines WL0m, WL1m that interpose the bit line BL1n therebetween are supplied along with the negative logic write pulse L1n. Whereby, determine a voltage boost operation and an overlap time of the positive logic write pulses H0m, H1m and negative logic write pulse L1n in accordance with data being written. Regarding the other positive logic write pulse H1m and negative logic write pulse L2n also, the pulse booster circuits 72b, 72a are used to perform the pulse overlap time determination and boost operations in a way based on similar logic.

Practically, the positive/negative logic write pulse overlap and voltage boost operations are performed in order to determine the write energy being given to a cell(s) in accordance with the data being presently written. More specifically, in a "0" writing event, short-time overlapping of the positive and negative logic write pulses and boosting of either one of them are performed for causing the cell's chalcogenide to perform the phase change as has been explained in Fig. 13. In a "1" write session, any pulse boosting is not performed while enlarging the overlap time of the positive and negative logic write pulses in order to permit the cell's chalcogenide to exhibit the phase change as explained in Fig. 14. The "L" that is input to the booster circuit 72a which potentially raises the negative logic write pulse L2n being given to the uppermost layer bit line BL2n of Fig. 21 is a potentially fixed low level input due to the absence of no further overlying word lines.

Fig. 24 shows a configuration example of the write pulse generator circuit 71. This write pulse generator circuit 71 is constructed from a pulse generating circuit 100 which generates two types of pulses that are the same in pulse width as each other and are different in delay amount from each other and a logic gate circuit 110 for generation of a required write pulse(s) based on a combination of such two types of pulses.

An original pulse generation circuit 101 is the one that generates a pulse P0 with its pulse width T0; a delay

circuit 102 is the circuit which delays this pulse P0 by about $T_0/2$. Here, let the time T_0 be a time which permits the chalcogenide to become in a polycrystalline state upon application of such time pulse thereto; let $T_0/2$ have a
5 length which causes it to be in an amorphous state.

A negative logic write pulse which was obtained by inverting an output pulse of the original pulse generator circuit 101 by an inverter 111 becomes the negative logic write pulse L0n for use as the reference being given to the
10 bit line BL0. In the following, the relationship of the pulses being given to the word line WL0 and bit line BL1 plus word line WL1 with respect to the negative logic write pulse for the bit line BL0 is realized by logical processing with logic signals Logic0-3 which are determined in
15 accordance with write data. A set of AND gates 121, 122 is operatively responsive to Logic0 for selecting whether an output pulse of the pulse generator circuit 101 or a delay pulse due to the delay circuit 102. Outputs of these AND gates 121, 122 are taken out through an OR gate 112 to
20 become the positive logic write pulse H0m which is supplied to the word line WL0.

Similarly a set of AND gates 123, 124 is responsive to receipt of Logic1 for selecting whether an output pulse of the pulse generator circuit 101 or a delay pulse due to the
25 delay circuit 102. Whereby the negative logic write pulse L1n is obtained, which is given to the bit line BL1 via a NOR gate 113. A set of AND gates 125, 126 is responsive to

Logic2 for selecting whether an output pulse of the pulse generator circuit 101 or a delay pulse due to the delay circuit 102, wherein these outputs are sent forth through an OR gate 114 to thereby obtain the positive logic write pulse H1m which is given to the word line WL1. A set of AND gates 127, 128 is responsive to Logic3 for selecting whether an output pulse of the pulse generator circuit 101 or a delay pulse due to the delay circuit 102, wherein these outputs are sent forth through a NOR gate 115 to obtain the negative logic write pulse L2n that is given to the bit line BL2.

Output signal waveforms of the pulse generator circuit 100 which are obtainable by all possible combinations of "0"s and "1"s of Logic0-3 are as shown in Fig. 25. There are shown herein all logic pulse signals which are necessary for independently setting up data of the four cells which are serially coupled in the lamination direction shown in Fig. 21. For a certain cell, "1" writing is performed when the overlap time period of the positive logic write pulse being given to a word line and the negative logic write pulse being given to its corresponding bit line is T_0 ; alternatively, "0" writing is done when the overlap time is $T_0/2$. A combination of one or more 0s and 1s which is indicated atop each of the signal waveforms of Fig. 25 is cell information at this simultaneous wiring event, wherein these are in the order of T-cell1, C-cell1, T-cell0, C-cell0 from the left to the right.

It should be noted that in this invention,

complementary data bits are to be written into the cells T-cell, C-cell which make a pair together. Accordingly, the actually used ones in the output signal waveforms of Fig. 25 are only four output signals as circled by dotted line, 5 wherein one of T-cell, C-cell is "0" and the other is "1."

As shown in Fig. 21, the write pulse signals L0n, L1n, L2n, H0m, H1m of Fig. 25 are such that a positive logic write pulse or a negative logic write pulse is potentially raised by a corresponding one of the pulse voltage booster 10 circuits 72a, 72b in the case of "0" writing. Detailed configurations of these booster circuits 72a, 72b are shown in Fig. 26.

Negative logic pulses L1, L2 which enter the positive pulse booster circuits 72b along with a positive logic pulse 15 H are shown in Fig. 21 as the ones that are supplied to bit lines of the upper and lower cell arrays which share word lines with the positive logic pulse H being given thereto. Similarly, positive logic pulses H1, H2 entering the negative pulse booster circuits 72a together with a negative 20 logic pulse L are shown in Fig. 21 as the ones that are supplied to word lines of the upper and lower cell arrays which share bit lines to which the negative logic pulse L is given.

The positive and negative pulse booster circuits 72b, 25 72a each have capacitors C1, C2 which are used to potentially raise or boost the signal lines WPij, BPij through charge-pump operations, respectively. Provided at

respective nodes N12, N22 of the capacitors C1, C2 on the signal line WPij, BPij sides are a reset-use NMOS transistor QN10 and a resetting PMOS transistor QP10 which are for holding these nodes at Vss, Vcc respectively in a nonselect state. When the positive logic write pulse H and negative logic write pulse L are generated, these resetting transistors QN10, QP10 are driven thereby to turn off, respectively.

Connected to the nodes N12, N22 are diodes D12, D22 which are used to charge the capacitors C1, C2 up to the level of the positive logic pulse H (for example, Vcc) and the level of negative logic pulse L (e.g. Vss) in a select state, respectively. The nodes N12, N22 are connected to the signal lines WPij, BPij through diodes D13, D23 for use as transfer elements, respectively. Diodes D11, D21 are connected to these signal lines WPij, BPij, which diodes are for giving thereto the positive logic pulse H and negative logic pulse L when selected. In the nonselect state, the other nodes N11, N21 of the capacitors C1, C2 are arranged to be held at Vss, Vcc by outputs of an AND gate 254b and an OR gate 254a, respectively.

In the positive pulse booster circuit 72b, a pulse which is obtained by a delay circuit 255b that slightly delays the positive logic pulse H enters at one input terminal of the AND gate 254b; to the other input terminal, a detection result of overlap states of the positive logic pulse H and negative logic pulses L1, L2 which is obtained

by an OR gate 251b and a NOR gate 252b is input through a delay circuit 253b. In the negative pulse booster circuit 72a, a pulse which is obtained by a delay circuit 255a that slightly delays the negative logic pulse L enters to one
5 input terminal of the OR gate 254a; to the other input terminal, a detection result of overlap states of the negative logic pulse L and positive logic pulses H1, H2 which is obtained by an OR gate 251a and NAND gate 252a is input via a delay circuit 253a. Set a delay time of the
10 delay circuit 253a, 253b at about $T/2$ with respect to the width T of each write pulse.

Operations of the pulse booster circuits 72a, 72b that are arranged in this way will be explained using Fig. 27. In a nonselect state in which the positive and negative
15 logic write pulses are not generated, the positive pulse booster circuit 72b is such that the output of AND gate 254b is at V_{ss} and the NMOS transistor QN10 turns on so that the nodes N11, N12 of the capacitor C1 are at V_{ss} . Similarly in the nonselect state, the negative pulse booster circuit 72a
20 is such that the output of OR gate 254a is at V_{cc} and the PMOS transistor QP10 turns on so that the nodes N21, N22 of the capacitor C2 are held at V_{cc} .

As shown in Fig. 27, in case the positive logic write pulse H with its pulse width T is generated simultaneously
25 along with the negative logic write pulses L1, L2 of the same pulse width T , in the positive pulse booster circuit 72b, the capacitor C1 is charged by the diode D12 to $N12=V_{cc}$,

N11=Vss. As the output of AND gate 254b holds the low level Vss, the positive logic write pulse H is given to the signal line WPij through the diode D11, with no changes added thereto. In case the negative logic write pulse L with its pulse width T is generated simultaneously along with the positive logic write pulses H1, H2 of the same pulse width T, in the negative pulse booster circuit 72a, the capacitor C2 is charged by the diode D22 to N22=Vss, N21=Vcc. Since the output of OR gate 254a holds the high level Vcc, the negative logic write pulse L is given to the signal line BPij via the diode D21 without any changes added thereto. In these cases, the capacitors C1, C2 perform no discharging operations so that any pulse voltage potential rise-up is not performed.

Next, in case the positive logic write pulse H is generated so that it is delayed relative to the negative logic write pulses L1 and L2 by half of their pulse width, i.e. $T/2$, a positive-directional potential raising operation of the positive logic write pulse H is carried out in the positive pulse booster circuit 72b. More specifically, in the positive pulse booster circuit 72b at this time, when the positive logic write pulse H becomes its high level, the capacitor C1 is charged up so that N12=Vcc and N11=Vss. And, with a delay of the delay time of the delay circuit 255b, the output of AND gate 254b becomes H, that is, N11=Vcc; thus, positive charge of the capacitor C1 is transferred through the diode D13 toward the signal line WPij. More

specifically the positive logic write pulse H which is given via the diode D11 to the signal line WPij by a charge pump operation by the capacitor C1 and diodes D12, D13 is boosted to potentially increase in the positive direction. In other words, a discharge current that is determined by the capacitance value and charging voltage of the capacitor C1 is added to a write current being supplied to a selected cell through the diode D11. If the relationship between the positive logic write pulse H1 or H2 and the negative logic write pulse L is the same, then there is no such potential boost operation in the negative pulse booster circuit 72a.

Next, in case the positive logic write pulse H is generated so that it is advanced relative to the negative logic write pulses L1 and L2 by half of their pulse width $T/2$, a negative-directional potential boost operation of the negative logic write pulse L is performed in the negative pulse booster circuit 72a. More specifically at this time, in the negative pulse booster circuit 72a, when the negative logic write pulse L becomes its low level, the capacitor C2 is charged up so that $N22=V_{ss}$ and $N21=V_{cc}$. And, with a delay of the delay time of the delay circuit 255a, the output of OR gate 254a becomes L, that is, $N21=V_{ss}$; thus, negative charge of the capacitor C1 is transferred through the diode D23 to the signal line BPij. More specifically the negative logic write pulse L which is given via the diode D21 to the signal line BPij by a charge pump operation by the capacitor C2 and diodes D22, D23 is boosted in the

negative direction. If the relationship between the positive logic write pulse H1 or H2 and the negative logic write pulse L is the same, then there is no such boost operation in the positive pulse booster circuit 72b.

5 The pulse width T of the positive and negative logic write pulses H, L shown in Fig. 27 is a pulse application time period that is required for "1" data writing. A potentially raised positive or negative pulse with a substantially T/2 pulse width as obtained by control of an
10 overlap state of these write pulses is given to a word line or bit line as required for "0" data writing. With the use of the pulse booster circuitry of Fig. 26, it is possible to potentially raise or boost by the capacitor the high level or the low level of a short pulse application time necessary
15 for "0" data writing and then supply a write current determined by the capacitance value of the capacitor to a cell(s). Thus, building such pulse booster circuitry into the write circuit makes it possible to reliably perform, with no failures, the "0" data writing irrespective of the
20 original data state.

 Fig. 28 shows positive and negative logic write pulse waveforms which are given to the signal lines BP0n, WP0m, BP1n, WP1m, BP2n respectively by letting the positive and negative logic pulses L0n, H0m, L1n, H1m, L2n shown in
25 Fig. 25 pass through the pulse booster circuits 72a, 72b. Whereby, with respect to a "0"-write cell in which the write pulse time becomes T/2, the positive logic write pulse to be

given to a word line is potentially raised in the positive direction or, alternatively, the negative logic write pulse being given to a bit line is boosted in the negative direction. In Fig. 28 also, part circled by broken line in a way corresponding to Fig. 21 will be actually used in this invention. Four bits of data as described atop a signal waveform group are such that the first bit corresponds to T-cell1, second bit corresponds to C-cell1, third bit to T-cell0, and fourth bit to C-cell0 as described previously.

10 In the way stated above, it becomes possible for the write circuit 70 of this embodiment shown in Fig. 21 to inject into the chalcogenide the energy significant enough to generate a phase change necessary for "0" writing by the pulse boost operation which utilizes rapid discharge of the charge as accumulated in a capacitor in a way irrespective of the initial data state of a cell.

In the embodiments discussed up to here, a specific case has been explained where every couple of neighboring cells in the lamination direction of four-layer cell arrays constitute a pair cell in the way shown in Fig. 19. An explanation will next be given of a data write method in case where two neighboring cells within a cell array make up a pair cell as shown in Fig. 20.

25 In the above-noted embodiment, four cells that are aligned or queued in the lamination direction make up two pair cells, which are subjected to writing simultaneously. In contrast, in the scheme of Fig. 20, four true cells T-

cell10 to T-cell13 are serially connected in the lamination direction, and four complementary cells C-cell10-3 which are connected in series in the lamination direction are disposed so that these neighbor upon the former cells. Accordingly, when applying the scheme in a similar way to the above-noted embodiment which performs simultaneous writing to the cells in the lamination direction, it becomes necessary to distinguish in timing the writing relative to the four true cells T-cell10-3 from the writing to the four complementary cells C-cell10-3.

Fig. 29 shows write pulse waveforms which utilize such two-time write operation. Although the to-be-written bit states and waveforms are principally the same as those of Fig. 28, the former is different from the latter in write procedure. In a first write operation, writing is performed with respect to either group of T-cell10-3 or C-cell10-3; in a second write operation, writing is done relative to the other. An alignment of 0s and 1s atop a set of waveforms indicates, from its left side, the data bits of cells from the upper to the lower part in the lamination direction. Practically, in the first writing, write positive logic values into the four true cells T-cell10-3 simultaneously while selecting their corresponding bit lines. In the second writing, write negative logic values into the four complementary cells C-cell10-3 simultaneously while selecting their corresponding bit lines. Since T-cell and C-cell which make a pair in a lateral direction are required to

store therein complementary data, the signals that are tied together by a line segment between the two times of write operations in Fig. 29 are to be selected during such two successive write operations.

5 In this way, during the simultaneous writing to the series-connected four cells in the lamination direction, waveform changes which are different between during "0" write and during "1" write are given to the pulse waveforms of the signal lines WP0m, WP1m as connected to word lines
10 WL0, WL1 and of the signal lines BP0n to BP2n and BP0n'-BP2n' as coupled to bit lines BL0-BL2 as shown in Fig. 29. This means that pulse booster circuits are required for both the signal lines extending both in a longitudinal direction and in a lateral direction of the cell array, resulting in
15 the write circuit being complicated in configuration.

 In contrast thereto, another write method capable of greatly simplifying the write circuit will next be explained. When the complementary pair cell arranging method such as shown in Fig. 20 is employed, it will not always be
20 necessary to perform simultaneous writing with respect to the four cells in the lamination direction. In view of this, it is possible to perform simultaneous writing to two pair cells which are made up of four mutually neighboring cells within two neighboring cell arrays. Practically, perform
25 simultaneous writing with respect to four cells T-cell1, C-cell1, T-cell0, C-cell0 of two neighboring cell arrays MA0, MA1 among the four-layer cell arrays in Fig. 20. Write

pulse waveforms at this time are shown in Fig. 30.

A positive logic write pulse for use as a reference is given to the signal line WP0m which is coupled to the word line WL0m. A negative logic write pulse which is obtained
5 by applying appropriate delaying and pulse boosting processing to the reference positive logic write pulse in accordance with data is given to the signal lines BP0n, BP0n', BP1n, BP1n' which are coupled to four bit lines BL0n, BL0n', BL1n, BL1n' that are to be selected simultaneously.
10 0s and 1s which are described atop a pulse waveform of the drawing are setup data of T-cell11, C-cell11, T-cell10, C-cell10 of Fig. 20, sequentially from the left.

Regarding the upper-side neighboring cell arrays MA2, MA3 of the four layers of cell arrays, simultaneous writing
15 may be performed to four cells of two pair cells while giving similar write pulses in a separate write cycle.

With the use of such writing scheme, the potentially raised data-matched pulse waveforms may be used only for the negative logic write pulse to be given to bit lines.
20 Accordingly, the positive pulse booster circuits 72b become unnecessary in the circuitry shown in Fig. 21 which includes the positive pulse booster circuits 72b and negative pulse booster circuits 72a; thus, the resultant write circuit becomes simplified in configuration.

25 Similarly in the case of the pair-cell arranging method shown in Fig. 19 also, similar writing is achievable when performing the simultaneous writing with every couple of

layers on the lower side and upper side as a unit rather than the simultaneous writing of serially connected four cells in the lamination direction. In this case, two pair cells T-cell0, C-cell0, T-cell1, C-cell1 within the lower side neighboring cell arrays MA0, MA1 are subjected to simultaneous writing as shown in Fig. 31. Write pulse waveforms at this time are shown in Fig. 32. 0s and 1s which are described atop a waveform are setup data in the order of T-cell0, T-cell1, C-cell0, C-cell1 from the left thereof.

In this case also, the write circuit is permitted to include the negative pulse booster circuit alone, the input/output signal relationship of which is as shown in Fig. 33. The positive logic write pulse H0m is supplied to the wordline-coupled signal line WP0m without passing through any pulse booster circuit. Given to the bitline-coupled signal lines BP0n, BP1n are signals which are obtained by boosting the negative logic write pulses L0n, L1n through the negative pulse booster circuits 72a in accordance with data in the way shown in Fig. 21. In summary, the OR circuit 251a to which the inputs H1, H2 of the negative pulse booster circuit 72a shown in Fig. 26 are input is no longer necessary: what is required here is to potentially fix at "H" either one of the two inputs of the NAND gate to which the negative logic write pulses L0n, L1n enter.

Additionally in order to generate the input signals of

Fig. 33, the write pulse generator circuit 71 in Fig. 21 is arranged as shown in Fig. 34 in such a manner that it is simpler than that of Fig. 24. A pulse generator circuit 100 is the same as that of Fig. 24. An output pulse of the original pulse generator circuit 101 is used as the positive logic write pulse H0m. A logic circuit unit 110a uses the positive logic write pulse H0m as a reference pulse and then combine two pulses as output from a pulse generator circuit 100 in accordance with bit information B0, B1 of the data to be written in a cell to thereby generate the negative logic write pulses L0n, L1n.

It can be said that the arrangement of the write pulse generator circuit 110a of Fig. 34 is the one that generates a positive logic write pulse and a negative logic write pulse with respect to a shared word line of two upper and lower neighboring cell arrays which share word lines and two bit lines which interpose this word line therebetween, respectively. In the case of the writing scheme as has been explained in Fig. 30 also, a similar write pulse generator circuit arrangement will be used although logic data as input thereto are different.

As apparent from the foregoing, in order to read the data written into two pair cells which are set within the stacked cell arrays, if the bit lines that are coupled to these two pair cells are independent of each other, then let the sense amplifier circuits SA shown in Fig. 23 which are provided in a way corresponding to respective pair cells

operate simultaneously for readout. However, in the examples shown in Fig. 19, Fig. 20 and Fig. 21, the second layer cell array MA1 and the third layer cell array MA2 share bit lines. In other words, a pair of T-cell0 and C-cell0 and a pair of T-cell1, C-cell1 share the bit line BL1n. With this scheme, it becomes necessary to read the data out of these pair cells in a time-divisional manner.

One time-division reading method is shown in Fig. 35. As shown in Fig. 11, the signal line BP10 is coupled to a bit line BL10 which is in common use for two cell arrays MA1, MA2. As shown in Fig. 23, assume that a common low-potential power supply pulse is supplied to low-potential power supply lines BPS00, BPS10, BPS20 which are for supplying negative logic pulses to the signal lines BP00, BP10, BP20 through resistors during reading. On the contrary, for the signal line WP00 which drives the word line WL0m that is shared by the cell arrays MA0, MA1 and the signal line WP10 which drives the word line WL1m shared by the cell arrays MA2, MA3, positive logic pulses are given in such a way that they are shifted or offset in time from each other and each overlaps a negative logic pulse by the half of its width. Whereby, it is possible to perform readout READ1 with respect to a pair cell which is arranged between the cell arrays MA0, MA1 and readout READ2 relative to a pair cell arranged between the cell arrays MA2, MA3 in a time-divisional manner.

Fig. 36 is the one that more generalizes the scheme of

Fig. 35. Give a low-potential power supply pulse with a fixed pulse width to low-potential power supply line BPS_{xxx}, BPS_{xxx'}; and, within a time period equal in length to the pulse width, sequentially give positive logic pulses time-divisionally to the signal lines WP00, WP01, ..., WP_{xxx} for driving the word lines within a cell array. Thus, readouts READ00, READ01, ..., READ_{xxx} at overlapping positions of the positive and negative logic pulses are enabled, which in turn makes it possible to time-divisionally read the data of the bitline-shared pair cells.

Although in the embodiments stated above Schottky diodes are used as the diodes making up the memory cells, it is also possible to use PN junction diodes as described previously. For example, a four-layer cell array structure using PN junction diodes is shown in Fig. 37 in a way corresponding to Fig. 5. At each memory cell which is disposed at a cross-point or intersection of a bit line and a word line of each layer cell array, a diode D_i is formed which is constituted from a PN junction of an n-type silicon layer 25 and a p-type silicon layer 26. Except this, the structure is the same as that of Fig. 5.

In the above-noted embodiment, the capacitors C1, C2 and diodes D11-D13, D21-D23 in addition to transistor circuitry are used for the write circuit as shown in Fig. 26. It is preferable that such write circuit be formed to have a small occupation area while maximally sharing the cell array region and process. One example is that the diodes D11-D13,

D21-D23 of the write circuit are formed simultaneously during formation of the diodes SD used in the cell arrays.

Fig. 38 shows a structure example in the case of sharing the process in such a cell array region and write circuit region. A transistor circuit is formed on the silicon substrate 10 prior to formation of the cell arrays involved. MOS capacitors 300 of Fig. 38 is equivalent to the capacitor C1, C2 shown in Fig. 26. This can be formed simultaneously in the process step of forming peripheral circuit transistors of the silicon substrate 10, prior to fabrication of the cell arrays. Form a diode 301 in such a manner as to overlap this MOS capacitor 300, by simply utilizing the process of forming the diodes SD of the first-layer cell array MA0. Further, form a diode 302 by utilizing the formation process of the diodes SD of second-layer cell array MA1.

In the example of Fig. 38, one diode 301 is connected at an anode to its immediately underlying MOS capacitor 300; another diode 302 is connected at its cathode to a MOS capacitor 300 which is immediately beneath it. A combination of the former diode 301 and capacitor 300 is equivalent to the capacitor C2 on the negative pulse booster circuit 72a side of Fig. 26 and its associative charging diode D22. A combination of the latter diode 302 and capacitor 300 is equivalent to the capacitor C1 on the positive pulse booster circuit 72b side of Fig. 26 and its associated charging diode D12. Similarly, the other diodes

in Fig. 26 also can be formed over the MOS capacitor's region simultaneously during fabrication of the diodes of an appropriate layer of each cell array.

It must be noted that in the cell array fabrication process as explained previously, after having formed the multilayer films of from a chalcogenide film up to a semiconductor film, such multilayer films are patterned to form the memory cells. However, when taking into consideration the fabrication process of peripheral circuitry including the write circuit shown in Fig. 38, an additional step is required of removing the chalcogenide film in a peripheral circuit region. Also note that in the structure of Fig. 38, there is required a step of burying interlayer dielectric films 303, 304 between the diodes 301, 302 and the MOS capacitors 300. Optionally it is also possible to leave a metal film used in the cell array region at the portions of these interlayer dielectric films 303, 304.

With the use of the structure such as shown in Fig. 38, it is possible to suppress or minimize the chip occupy area of the write circuit region by stacking or laminating diodes above MOS capacitors, although the MOS capacitors require large areas.

[Industrial Applicability]

In accordance with this invention, it is possible to provide a phase change memory device capable of performing data read/write operations with large margins while using

three-dimensional cell array arrangements.

CLAIMS

1. A phase change memory device comprising:

a substrate;

5 a plurality of cell arrays stacked above said substrate and each including a matrix layout of a plurality of memory cells, each said memory cell storing therein as data a resistance value determinable by a phase change;

a write circuit configured to write a pair cell
10 constituted by two neighboring memory cells within said plurality of cell arrays in such a manner as to write one of said pair cell into a high resistance value state and write the other into a low resistance value state; and

a read circuit configured to read complementary
15 resistance value states of said pair cell as a one bit of data.

2. The phase change memory device according to claim 1, wherein

each said cell array has a plurality of mutually
20 parallel first wiring lines and a plurality of second wiring lines disposed to cross said first wiring lines while being insulatively isolated from said first wiring lines, and wherein

each said memory cell has a chalcogenide and a diode
25 being stacked at each cross portion of said first wiring lines and said second wiring lines.

3. The phase change memory device according to claim 2,

wherein

said diode of said memory cell is a Schottky diode formed of a lamination film of a semiconductor film and a metal film.

5 4. The phase change memory device according to claim 2, wherein

upper and lower neighboring cell arrays share at least one group of said first wiring lines and said second wiring lines.

10 5. The phase change memory device according to claim 2, wherein

upper and lower neighboring cell arrays share at least one group of said first wiring lines and said second wiring lines, and wherein

15 said upper and lower neighboring cell arrays are opposite to each other in lamination order of said chalcogenide and diode.

6. The phase change memory device according to claim 2, wherein

20 said first wiring lines and second wiring lines are potentially fixed to cause said of each memory cell to become reverse-biased during non-selection, and wherein

during data reading or writing, a first wiring line and a second wiring line which are presently selected are pulse-driven to permit a diode of a memory cell being selected by
25 these wiring lines to become forward-biased.

7. The phase change memory device according to claim 2,

wherein

said diode of said memory cell is connected in series to said chalcogenide while having a polarity with said first wiring line side as a cathode and with said second wiring line side as an anode, and further comprising

a selector circuit for holding said first wiring lines in a higher potential state than said second wiring lines during non-selection and for supplying a negative logic pulse and a positive logic pulse to said first wiring line and second wiring line which are selected during data reading or writing, respectively.

8. The phase change memory device according to claim 2, wherein

said pair cell is made up of two upper and lower neighboring memory cells between upper and lower neighboring cell arrays sharing said second wiring lines.

9. The phase change memory device according to claim 2, wherein

said pair cell is made up of two neighboring memory cells in each cell array which share one of said second wiring lines and which are connected to different first wiring lines.

10. The phase change memory device according to claim 1, wherein

said read circuit has a differential sense amplifier circuit operable to detect a difference of cell current between two memory cells making up said pair cell.

11. The phase change memory device according to claim 4, wherein

said write circuit is configured to be operatively associated with a plurality of neighboring memory cells to be selected from said plurality of cell arrays, for
5 supplying a negative logic write pulse to a selected first wiring line and supplying a positive logic write pulse to a selected second wiring line while adjusting an overlap time of these pulses in accordance with data to be written.

10 12. The phase change memory device according to claim 11, wherein

said write circuit comprises:

a pulse generator circuit configured to generate two types of pulses being the same in pulse width as each other
15 and having a phase difference therebetween;

a logic gate circuit configured to output a negative logic pulse being given to one of said first and second wiring lines and a positive logic pulse being given to the other with an overlap time thereof determined by a
20 combination logic depending upon write data of the two types of pulses as output from said pulse generator circuit; and

a pulse booster circuit for boosting at least one of said negative logic pulse and said positive logic pulse output from said logic gate circuit when the write data is
25 in a high resistance value state so as to generate said negative logic write pulse and said positive logic write pulse.

13. The phase change memory device according to claim 1, wherein

said plurality of cell arrays comprise:

a first cell array being formed above said substrate
5 and having a plurality of mutually parallel first bit lines,
a plurality of memory cells laid out on each first bit line
at a prespecified pitch, and a plurality of first word lines
laid out on said memory cells in such a manner as to
commonly connect together plural memory cells aligned in a
10 direction crossing said first bit lines;

a second cell array being formed above said first cell
array while sharing said first word lines with said first
cell array and having a plurality of memory cells arrayed in
the same layout as said first cell array and a plurality of
15 second bit lines overlying the memory cells in such a manner
as to commonly connect together plural memory cells aligned
in a direction crossing said first word lines;

a third cell array being formed above said second cell
array while sharing said second bit lines with said second
20 cell array and having a plurality of memory cells laid out
in the same layout as said second cell array and a plurality
of second word lines overlying the memory cells in such a
manner as to commonly connect together plural memory cells
aligned in a direction crossing said second bit lines; and

25 a fourth cell array being formed above said third cell
array while sharing said second word lines with said third
cell array and having a plurality of memory cells disposed

in the same layout as the memory cells of said third cell array and a plurality of third bit lines overlying the memory cells in such a manner as to commonly connect together plural memory cells aligned in a direction crossing
5 said second word lines.

14. The phase change memory device according to claim 13, wherein

the memory cell of each said cell array has a chalcogenide and a diode which are stacked at each
10 corresponding cross portion of said first to third bit lines and said first and second word lines.

15. The phase change memory device according to claim 14, wherein

said diode of each memory cell is a Schottky diode
15 formed of a lamination film of a semiconductor film and a metal film.

16. The phase change memory device according to claim 14, wherein

the lamination order of said chalcogenide and diode is
20 inverse between upper and lower neighboring cell arrays, and said diode is formed to have a polarity with the side of said first to third bit lines as a cathode.

17. The phase change memory device according to claim 14, wherein

25 every couple of upper and lower neighboring memory cells sharing one of said first word lines between said first cell array and said second cell array constitute a

pair cell in which complementary data is stored, and wherein
every couple of upper and lower neighboring memory
cells sharing one of said second word lines between said
third cell array and said fourth cell array constitute a
5 pair cell in which complementary data is stored.

18. The phase change memory device according to claim
14, wherein

in each said first to fourth cell arrays, each two
neighboring memory cells sharing said first and second word
10 lines constitute a pair cell in which complementary data is
stored.

19. The phase change memory device according to claim
16, further comprising:

a selector circuit for holding said first to third bit
15 lines in a lower potential state than said first and second
word lines during non-selection and for supplying a negative
logic pulse to at least one of said first to third bit lines
and supplying a positive logic pulse to at least one of said
first and second word lines during data reading or writing.

20 20. The phase change memory device according to claim
17, wherein

said read circuit comprises a differential sense
amplifier circuit with differential input terminals
connected to a pair of bit lines which in turn are connected
25 respectively to two memory cells as aligned in the
lamination direction of said first to fourth cell arrays to
thereby make up each pair cell, said differential sense

amplifier circuit being operable to detect a cell current difference of such two memory cells.

21. The phase change memory device according to claim 18, wherein

5 said read circuit comprises a differential sense amplifier circuit with differential input terminals connected to a pair of bit lines which in turn are connected respectively to two memory cells as lined within each of said first to fourth cell arrays to make up each pair cell,
10 said differential sense amplifier being configured to detect a cell current difference of the two memory cells.

22. The phase change memory device according to claim 17, wherein

15 said write circuit is configured to simultaneously perform writing operation with respect to four memory cells making up two pair cells which are aligned in the lamination direction of said first to fourth cell arrays, wherein said write circuit comprises:

20 a pulse generator circuit for generating two kinds of pulses being the same in pulse width as each other and having a phase difference therebetween;

25 a logic gate circuit for outputting a negative logic write pulse to be given to said first to third bit lines and a positive logic write pulse to be given to said first and second word lines, said negative logic write pulse and said positive logic write pulse having an overlap time determined by a combination logic of the two kinds of pulses depending

upon write data; and

a pulse booster circuit for boosting at least one of said negative logic write pulse and said positive logic write pulse output from said logic gate circuit when the write data is in a high resistance value state.

23. The phase change memory device according to claim 18, wherein

said write circuit is configured to perform in a time divisional manner a first simultaneous write operation with respect to four memory cells within four pair cells that are constituted within said first to fourth cell arrays respectively, said four memory cell being aligned in the lamination direction for writing a positive logic value, and a second simultaneous write operation with respect to the remaining four memory cells which are aligned in the lamination direction for writing a negative logic value, said write circuit comprising:

a pulse generator circuit for generating two kinds of pulses being the same in pulse width as each other and having a phase difference therebetween;

a logic gate circuit for outputting a negative logic write pulse to be given to said first to third bit lines and a positive logic write pulse to be given to the first and second word lines, said negative logic write pulse and said positive logic write pulse having an overlap time determined by a combination logic of the two kinds of pulses depending upon write data; and

a pulse booster circuit for boosting at least one of said negative logic write pulse and said positive logic write pulse output from said logic gate circuit when the write data is in a high resistance value state.

5 24. The phase change memory device according to claim 17, wherein

 said write circuit is configured to perform in a time divisional manner a first simultaneous write operation with respect to four memory cells of two pair cells constituted
10 within said first and second cell arrays, each pair cell being constituted by upper and lower neighboring two memory cells, said two pair cells sharing said first wordline and being adjacently arranged in said first word line direction, and a second simultaneous write operation with respect to
15 four memory cells of two pair cells constituted within said third and fourth cell arrays, each pair cell being constituted by upper and lower neighboring two memory cells, said two pair cells sharing said second wordline and being adjacently arranged in said second wordline direction, said
20 write circuit comprising:

 a pulse generator circuit for generating two kinds of pulses being the same in pulse width as each other and having a phase difference therebetween;

 a logic gate circuit for outputting a positive logic
25 write pulse to be given to a shared word line of upper and lower neighboring cell arrays and a negative logic write pulse to be given to two bit lines with said shared word

line placed therebetween, said positive logic write pulse and said negative logic write pulse having an overlap time determined by a combination logic of said two kinds of pulses depending upon write data; and

5 a pulse booster circuit for boosting in a negative direction said negative logic write pulse to be output from said logic gate circuit when the write data is in a high resistance value state.

25. The phase change memory device according to claim
10 18, wherein

said write circuit is configured to perform in a time divisional manner a first simultaneous write operation with respect to four memory cells of two pair cells that are constituted within said first and second cell arrays,
15 respectively, to be upper and lower neighboring, and a second simultaneous write operation with respect to four memory cells of two pair cells that are constituted within said third and fourth cell arrays, respectively, to be upper and lower neighboring, said write circuit comprising:

20 a pulse generator circuit for generating two kinds of pulses being the same in pulse width as each other and having a phase difference therebetween;

a logic gate circuit for outputting a positive logic write pulse to be given to a shared word line of the upper
25 and lower neighboring cell arrays and a negative logic write pulse to be given to two bit lines with said shared word line interposed therebetween, said positive logic write

pulse and said negative logic write pulse having an overlap time determined by a combination logic of said two kinds of pulses depending upon write data; and

a pulse booster circuit for boosting in a negative
5 direction said negative logic write pulse to be output from said logic gate circuit when the write data is in a high resistance value state.

26. A method of fabricating a phase change memory device having a plurality of cell arrays in which a
10 plurality of memory cells each of which stores therein as data a resistance value to be determined by a phase change are arranged in a matrix layout, wherein a fabrication process of each cell array comprising:

forming a plurality of mutually parallel first wiring
15 lines on an underlying substrate;

forming above the substrate with said first wiring lines formed a lamination film of a chalcogenide layer and a semiconductor layer required for formation of a diode;

depositing a resist on said lamination film;

20 a first exposure step of exposing said resist by use of a mask as used at a lithography process for formation of said first wiring lines;

a second exposure step of again exposing said resist with said mask rotated by 90°;

25 developing said resist and then removing remainder part while permitting residence as a resist mask at double exposed portions or non-exposed portions in said first and

second exposure steps;

etching said lamination film by use of said resist mask to form column-like memory cells as laid out in a matrix form;

5 burying an insulative dielectric film around said column-like memory cells; and

forming a plurality of second wiring lines in such a manner as to commonly connect together upper ends of said column-like memory cells lined in a direction orthogonally
10 crossing said first wiring lines.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8A

1st
EXPOSURE




FIG. 8B

2nd
EXPOSURE




FIG. 8C

PROCESS




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG. 18






FIG. 19




FIG. 20

FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29

21 / 26




FIG. 30




FIG. 32





FIG. 33






FIG. 31

FIG. 34




FIG. 35




FIG. 36




FIG. 37





FIG. 38



[Cell Array]

[Write Circuit]

INTERNATIONAL SEARCH REPORT

International Application No
PCT/JP 03/03256

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G11C11/34 H01L27/06 H01L21/822

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G11C H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category ^o	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
E	US 5 406 509 A (STRAND DAVID A ET AL) 11 April 1995 (1995-04-11) column 7, line 30 -column 9, line 15; figures 7,8	1,2,4,5, 8,9,13, 14, 16-18,26
Y	---	
A	US 5 818 749 A (HARSHFIELD STEVEN T) 6 October 1998 (1998-10-06) column 21, line 10 -column 24, line 57	1-3,9, 10,13-15 26
Y	---	
A	US 6 501 111 B1 (LOWREY TYLER) 31 December 2002 (2002-12-31) column 9, line 18 -column 10, line 59; figure 10	1-3,9, 10,13-15

	-/--	18,21

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

^o Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

5 September 2003

Date of mailing of the international search report

18.09.2003

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

BO GUSTAVSSON/MN

INTERNATIONAL SEARCH REPORT

International Application No
PCT/JP 03/03256

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 549 447 B1 (VAN BROCKLIN ANDREW L ET AL) 15 April 2003 (2003-04-15) the whole document -----	1-3, 13-15

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/JP 03/03256

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
US 5406509	A	11-04-1995	US 5341328 A	23-08-1994
			US 5414271 A	09-05-1995
			US 5335219 A	02-08-1994
			US 5296716 A	22-03-1994
			US 5166758 A	24-11-1992
			AU 6498894 A	08-11-1994
			CA 2158959 A1	27-10-1994
			DE 69431053 D1	29-08-2002
			DE 69431053 T2	20-03-2003
			EP 0694214 A1	31-01-1996
			WO 9424707 A1	27-10-1994
			CN 1075377 A	18-08-1993
			DE 69232814 D1	21-11-2002
			DE 69232814 T2	07-08-2003
			EP 0601068 A1	15-06-1994
			JP 6509909 T	02-11-1994
			KR 254246 B1	01-05-2000
			WO 9304506 A1	04-03-1993
			US 5534711 A	09-07-1996
			US 5536947 A	16-07-1996
			US 5596522 A	21-01-1997
			US 5534712 A	09-07-1996
			US 5359205 A	25-10-1994
			AT 139862 T	15-07-1996
			CA 2059476 C	27-06-1995
			CN 1064366 A ,B	09-09-1992
			DE 69211719 D1	01-08-1996
			EP 0495494 A1	22-07-1992
			JP 3224253 B2	29-10-2001
			JP 5021740 A	29-01-1993
			KR 196489 B1	15-06-1999
			MX 9200210 A1	01-08-1992
RU 2130217 C1	10-05-1999			

US 5818749	A	06-10-1998	US 5646879 A	08-07-1997
			US 5379250 A	03-01-1995

US 6501111	B1	31-12-2002	US 2003001230 A1	02-01-2003

US 6549447	B1	01-05-2003	US 2003081446 A1	01-05-2003
			EP 1308961 A2	07-05-2003
			JP 2003188349 A	04-07-2003
			US 2003161175 A1	28-08-2003
