A control voltage hysteresis range can be provided to avoid oscillations between stages at the transition voltages.

Amplifier...
WIDE DYNAMIC RANGE SWITCHING

VARIABLE GAIN AMPLIFIER AND CONTROL

Technical Field

[01] The present disclosure relates to variable gain amplifiers, more particularly to a wide dynamic range amplifier having a plurality of switched amplifier stages.

Background

[02] A variety of circuit applications require high accuracy variable gain amplification over wide frequency bandwidths. For example, linear-in-db true power detectors have been needed for measurement and control of true electrical power over an operating frequency range from low frequency to as high as 2.5GHz, with a 60dB dynamic range.

As these operating ranges continue to increase, challenges are presented to provide the required high accuracy amplification. A variable gain amplifier, operable over an extended frequency bandwidth should consume a minimum of power while maintaining high accuracy over a wide range of temperature variation.
Summary of the Disclosure

[03] The subject matter described herein fulfills the above-described needs. A plurality of variable gain amplifier stages are coupled by an attenuation circuit that receives a voltage input to be amplified. A control circuit activates each of the variable gain amplifier stages in a seamless manner in accordance with a control signal applied to a voltage control node, while maintaining no more than one of the stages active at any time. Fractions of the reference signal voltage level are set to define boundaries between control voltage level ranges of the amplifier stages. A unique control voltage level range is thus established for each amplifier stage.

[04] For each amplifier stage, a comparator is coupled by its first input to the voltage control node. A second attenuation circuit is coupled between a voltage reference node and a second input of each comparator. The second attenuation circuit nodes set the control voltage level boundary ranges. Each amplifier stage is activated in dependence upon an output from its corresponding comparator. The output of each comparator is coupled to a switch node, which can receive a switch activation signal to activate the corresponding amplifier stage at an activation input thereof.

[05] As the level of the control voltage is varied, a new one of the amplifier stages is activated when the level of the control voltage is within the control voltage level range for the new amplifier stage and the previously activated amplifier stage is deactivated. A seamless transition between activated stages takes place. To avoid transition oscillation, the voltage control node can be connected to the first input of each comparator through a respective impedance. A junction between the first input of each comparator and its
respective impedance is then connected to a respective controlled switch that is activated by the switch node corresponding to the comparator to which it is coupled. When an amplifier stage is activated, the lower boundary level of the control voltage range for that amplifier stage is reduced by impedance inserted by the controlled switch activation. Amplifier stage transition hysteresis is thus provided.

[06] A logic circuit, having a plurality of outputs, is connected to each comparator output. One of the switch nodes is coupled directly to the output of one of the comparators, the remaining switch nodes being coupled to a respective output of the logic circuit. Each switch node also is coupled to a respective voltage level shift stage that can be activated in response to a received switch activation signal from the switch node. An input of each voltage level shift stage is coupled to a respective node of the second attenuation circuit. The voltage control node and the voltage level shift stages are coupled to a voltage to current converter circuit that produces a current control signal related to a shifted level of the voltage at the voltage control node.

[07] A circuit is provided to compensate for the effects of temperature. A multiplier has a first input coupled to the output of the voltage to current converter for receiving the current control signal, and a second input for receiving a temperature compensation signal. The multiplier output is coupled to an amplifier gain control circuit to provide a current control signal thereto that is adjusted for temperature.

[08] Additional advantages will become readily apparent to those skilled in this art from the following detailed description, wherein only the preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated of
carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

**Brief Description of the Drawings**

[09] Implementations of the present invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements.

[10] Fig. 1 is a block diagram of a multi-stage variable gain amplifier in accordance with the present invention.

[11] Fig. 2 is a diagram of a gain control characteristic of the variable gain amplifier of Fig. 1.

[12] Fig. 3 is a block diagram of a control scheme for the variable gain amplifier of Fig. 1.

[13] Fig. 4 is a block diagram for a variation of the block diagram of Fig. 3 with a modification of the comparator input circuits.

**Detailed Description**

[14] A multi-stage variable gain amplifier in accordance with the present invention is illustrated in the block diagram of Fig. 1. The amplifier is coupled between to a variable input voltage VIN and produces an output signal at lour. A plurality of amplifier stages 10,
indicated as \( G_i \rightarrow G_n \), each have a output connected to \( \text{IOUT} \). Each gain stage is a variable gain amplifier, such as any known amplifier having at least a limited range of gain control. \( V_{iN} \) is coupled to an attenuation circuit that comprises a plurality of series connected resistors 12, with a junction between each pair of transistors connected to ground through a resistor 14. The values of the resistors may be equal to each other or selected to provide a desired relationship between the voltage magnitudes at the junctions and \( V_{IN} \). The illustrated resistors are merely representative of any impedances that may serve a voltage dividing functionality. Preferably, a fixed series-shunt resistive attenuation is provided between any two amplifier stages.

[15] An input of amplifier stage \( G_i \) is directly connected to \( V_{IN} \). Inputs of amplifier stages \( G_2 \rightarrow G_n \) are connected to successive junctions at lower proportional voltage magnitudes. The gain of each amplifier stage is controlled by a respective gain control signal \( G_{Ci} \rightarrow G_{Cn} \). Each amplifier stage is turned on or off by a respective switch activation signal \( S_{WHi} \rightarrow S_{WHn} \). Only one gain stage is activated at any time. The switch activation signals are responsive to a variable analog control signal as described hereinafter. By seamlessly synchronizing the individual gain stages and the gain control of each stage throughout the range of the control signal, a much wider dynamic range of variable gain amplification can be obtained with wide operating frequency bandwidth at low power consumption.

[16] A desirable gain control characteristic in dB versus analog control voltage \( V_{ctl} \) is exemplified in Fig. 2. The gain response is linear in dB throughout the entire control voltage range. As shown, each of the gain stages is selected to be activated for a particular

WDC99 1058354-1.070386.0050
range of control voltage of 0.2 s. The maximum gain is produced at near zero control voltage, the gain decreasing in linear manner as the control voltage increases to a maximum. Amplifier stage Gi, which is directly connected to the input voltage, outputs the greatest gain over a control voltage range of up to 0.2 volt. Each successive amplifier stage receives a more greatly attenuated input voltage and is activated at a higher control voltage range than the preceding stage. The boundaries of the control voltage range for the first amplifier stage are zero and 0.2 volt; for the second amplifier stage the control voltage range boundaries are 0.2 volt and 0.4 volt, etc. The ranges of gain and control voltage shown are merely illustrative, as the voltage magnitude of the control voltage range can be selected in accordance with the number of amplifier stages and the operating parameters of the stages.

Fig. 3 is a block diagram illustrative of the activation and control scheme for operating amplifiers G_i. For simplicity of illustration and explanation, three amplifier stages are considered. The number of stages used in any particular implementation can be increased to provide a desirable broader range of amplification. Switch activation signals SWHi - SWH3 are produced in response to the outputs of respective comparators 18. A negative input of each comparator is connected to the control voltage Vc1. A reference voltage Vref is coupled to an attenuation circuit that comprises a plurality of series connected resistors 20 and ground. A junction of each resistor 20 is connected to a positive input of a respective one of the comparators 18.

For the described example of Fig. 2, the values of Vref and resistors 20 are selected to provide voltage step differences of 0.2 volt at adjacent resistor junctions. The negative
input of comparator for the first stage Gi, which outputs the signal SWHi, receives the
lowest reference voltage input, 0.2 volt. The comparator of each successive stage receives
a higher reference voltage at its negative input. Each comparator will output a high signal
until the control voltage exceeds the reference voltage applied to its positive input. A
logic circuit 16 comprises logic elements 22 that receive inputs from the second and third
stage comparators, respectively to produce switch activation signals SWH2 and SWH3.
Each logic circuit element 22 also receives an input from the comparator of the preceding
stage and is designed to provide a high level switch activation signal only if the output of
the preceding comparator is low and the output of its corresponding stage comparator is
high. This operation ensures that only one amplifier stage is activated during a given
control voltage range.

[19] Switch activation signals SWHi - SWH3 are fed to a gain control setting current
distributor 24. Only one of the gain control signals GC1 - GC3 is output for the amplifier
stage that corresponds to a high level switch activation signal received at the current
distributor input. The gain control signals are produced in accordance with a current
control signal Icti and a temperature compensation signal Itpti. The temperature
compensation signal, which preferably is generated by a current source, is proportional to
the absolute value of temperature. These signals are multiplied by multiplier 25 and
applied as a compensated gain control signal to the current distributor.

[20] Current control signal Icti is output by differential voltage to current converter
circuit 26. This circuit has a first input Vx that is a shifted level of the reference voltage
applied to the selected one of the comparators 18 and a second input that is a shifted level
of the control voltage. The output signal of the voltage to current converter circuit 26 is related to the difference between the two input signals. A switched operational amplifier 28 is coupled to the reference voltage input of each comparator 18 to receive reference voltage V1 for the first stage, reference voltage V2 for the second stage, and reference voltage V3 for the third stage. Switch activation signals SWH₁ - SWH₃ are coupled to respective inputs of the amplifiers 28.

[21] As the control voltage is varied from zero to its maximum, such as exemplified in Fig. 2, the following operation occurs. In the control voltage range from zero to 0.2 volt, each of the outputs of comparators 18 will be at a high level. The logic circuit 16 permits only switch activation signal SWHi to be high. This high level signal is applied to the current distributor circuit to apply a gain control signal output at GCi. The high level SWHi signal is also applied to activate the operational amplifier 28 that corresponds to the first stage to output V1 as Vₓ. Current control signal Iₐv, related to the difference between the two input signals to the voltage to current converter circuit 26, is multiplied by the temperature compensation signal Iₜₚₐₜ and applied by the current distributor to produce the signal GCi. As the control signal is increased within the range for the first amplifier stage, the gain control signal will be varied, decreasing linearly as shown in Fig. 2.

[22] When the control voltage increases beyond 0.2 volt to the range of the second stage, the output of the first comparator will be low while the outputs of the remaining comparators are high. The logic circuit outputs a high level SWH₂ signal. SWH₁ and SWHi are low. The operational amplifier 28 that corresponds to the second stage is activated to output V2 as Vₓ. The current distributor circuit 24 is activated to apply a gain
control signal output at \( GC_2 \), which varies as the voltage control level increases until the higher second stage boundary range voltage of the second stage is reached. As the control voltage continues to increase, similar operation occurs for successive amplifier stages.

[23] Each of the operational amplifiers 28 continuously has applied to its input the appropriately shifted reference voltage for its corresponding gain stage. Likewise, one input to the current converter circuit 26 continuously receives a shifted \( V_{ct} \). Upon a change of the logic circuit 22 output select signal output SWH responsive to a change in the control voltage range of \( V_{ct} \), the appropriate operational amplifier 28 and gain stage GC are substantially simultaneously activated, thereby effecting an immediate transition to the next amplifier stage.

[24] Fig. 4 is a block diagram of a variation of the control scheme of Fig. 3. The comparator input circuits have been modified to assure that only one gain stage is on when the control voltage \( V_{ct} \) is at or close to the transition voltage between any adjacent gain stages. For clarity of operation explanation, the comparators 18 have been further referenced as 18a - 18c to correspond, respectively, to stages 1-3. The control voltage input of each comparator 18 is coupled to the control voltage \( V_{ct} \) through a resistor 30. A controlled switch 32 is coupled between the comparator side of each resistor 30 and ground through a current source Ios. The control terminal of each switch 32 is coupled to one of the switch activation signals SWHi - SWHn of the corresponding amplifier stage.

[25] Transitional operation is considered for the 0.2 volt range of control voltage for transition between stages in the example of Fig. 2. The reference voltage input at comparator 18a is 0.2 volt, at comparator 18b is 0.4 volt, an increases by 0.2 volt at each
successive comparator. When the control voltage is below 0.2 volt it is lower than the reference voltage input at each of the comparators. The outputs of all comparators are at a high logic level. However, only switch activation signal SWH₁ is at a high level, as logic circuitry 16 precludes elevation of the higher stage switch activation signals. Only the first amplifier stage is in operation. The switch 3₂ of the first stage is active in response to the switch activation signal to provide a current path through resistor 3₀. The voltage at the control (negative) input to comparator 1₈a is less than the control voltage by the voltage drop across resistor 3₀.

[26] Transition to second stage operation will occur when the control input to comparator 1₈a rises to the transition boundary of 0.2 volt. At that time, Vᵦ is greater than 0.2 volt by the amount of the voltage drop across resistor 3₀. The comparator output will change to a low logic level, switch activation signal SWi will change to a low logic level to turn off the first amplifier stage, and switch activation signal SW₂ will change to a high logic level to turn on the second amplifier stage. The switch 3₂ of the first amplifier stage will be deactivated to cease current flow in the series connected resistor 3₀. In the absence of the resistive voltage drop, the voltage at the control input to comparator 1₈a jumps to Vₑₓ. Operation will not transition back to the first amplifier stage until Vᵦ falls below 0.2 volt. Thus, a control voltage hysteresis range is built in to avoid oscillations between stages at the boundary transition voltage. The same hysteretic transitional operation is provided at transitions between the other amplifier stages. The range of hysteresis can be changed by adjusting the current source I₀ and/or selecting a different value of resistance for resistors 3₀.
In this disclosure there are shown and described only preferred embodiments of the invention and but a few examples of its versatility. It is to be understood that the invention is capable of use in various other combinations and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein.
What is claimed is:

1. An amplifier comprising:
   a plurality of variable gain amplifier stages;
   an attenuation circuit coupled between an input voltage and the amplifier stages;
   and
   a control circuit for activating the amplifier stages in accordance with a control signal;
   wherein the control circuit is configured to maintain no more than one of the stages active at any time.

2. An amplifier as recited in claim 1, wherein the control circuit comprises:
   a plurality of comparators corresponding, respectively, to each of the plurality of amplifier stages;
   a voltage control node for receiving the control signal, the voltage control node coupled to a first input of each of the comparators;
   a voltage reference node for receiving a reference voltage; and
   a second attenuation circuit connected to the voltage reference node, a second input of each of the comparators connected to the second attenuation circuit;
   wherein each of the amplifier stages is activated in dependence upon an output from its corresponding comparator.
3. An amplifier as recited in claim 2, further comprising:

- a plurality of switch nodes, each for receiving a switch activation signal to activate a respective amplifier stage; and
- a logic circuit connected to each comparator output; wherein
  - one of the switch nodes is coupled directly to a first one of said comparator outputs and each of the remaining switch nodes is coupled to a respective output of the logic circuit.

4. An amplifier as recited in claim 3, wherein each switch node is coupled to a respective voltage level shift stage for activation thereof in response to a received switch activation signal from the switch node.

5. An amplifier as recited in claim 4, wherein each voltage level shift stage is coupled to a respective node of the second attenuation circuit.

6. An amplifier as recited in claim 4, wherein the control circuit further comprises a voltage to current converter circuit having inputs coupled, respectively, to the voltage control node to receive a voltage related to the control voltage, and the voltage level shift stages to receive voltage output from an activated level shift stage, and an output for supplying a current control signal.
7. An amplifier as recited in claim 6, wherein the control circuit further comprises a temperature compensation circuit, the temperature compensation circuit comprising a multiplier having a first input coupled to the output of the voltage to current converter for receiving the current control signal, a second input for receiving a temperature compensation signal, and an output coupled to an amplifier gain control circuit.

8. An amplifier as recited in claim 3, wherein each switch node is coupled to a respective input of an amplifier gain control circuit.

9. An amplifier as recited in claim 3, wherein:
   the voltage control node is connected to the first input of each comparator through a respective impedance;
   a junction between the first input of each comparator and its respective impedance is connected to a respective controlled switch;
   and each controlled switch is coupled to the switch node corresponding to the comparator to which it is coupled;
   wherein hysteresis is provided in transition between activated amplifier stages to avoid transition oscillation.

10. A method for controlling a variable gain amplifier having a plurality of amplifier stages, the method comprising the steps of:
    determining a unique control voltage level range for each amplifier stage;
applying an input voltage to an input of a first one of the amplifier stages and applying, respectively, an attenuated level of the input voltage to an input of each successive amplifier stage;

generating a control signal; and

activating the amplifier stage for which the voltage level of the control signal is within the unique control voltage range as determined in the determining step, wherein no more than one of the amplifier stages is active at any time.

11. A method as recited in claim 10, wherein the step of determining comprises:

generating a reference signal; and

assigning fractions of the reference signal voltage level to define boundaries between control voltage level ranges.

12. A method as recited in claim 11, wherein the activating step comprises:

comparing the control voltage with the lower boundary of the control voltage level range of each amplifier stage; and

if the control voltage exceeds the lower boundary of the control voltage level range of one or more of the amplifier stages, selecting the amplifier having the lowest control voltage range boundary level that is exceeded by the control voltage.

13. A method as recited in claim 11, further comprising the steps of:

varying the level of the control voltage;
activating a new one of the amplifier stages when the level of the control voltage is within the control voltage level range for the new amplifier stage; and deactivating the previously activated amplifier stage upon activation of the new amplifier stage.

14. A method as recited in claim 13, further comprising the step of controlling the gain of an activated amplifier stage in accordance with the level of the control voltage.

15. A method as recited in claim 11, further comprising the step of adjusting the control voltage range of an amplifier stage upon activation thereof to avoid transitional hysteresis effects.

16. A method as recited in claim 15, wherein the adjusting step comprises reducing the lower boundary level of the control voltage range of the activated amplifier stage.

17. A method as recited in claim 10, further comprising the step of controlling the gain of an activated amplifier stage in response to the control voltage.

18. A method as recited in claim 17, wherein the step of controlling comprises shifting the voltage level of the control signal by an amount associated with the amplifier stage activated to produce a voltage level shifted control signal.
19. A method as recited in claim 18, wherein the step of controlling further comprises adjusting the voltage level shifted control signal to compensate for the effects of temperature.

20. A method as recited in claim 19, wherein the adjusting step comprises:
   generating a temperature compensation signal;
   multiplying the generated compensation signal by the voltage level shifted control signal,

21. A method as recited in claim 10, wherein, in response to a change in the control signal to a value outside the control voltage level for the activated amplifier stage, further comprising the steps of substantially simultaneously selecting a second amplifier stage corresponding to the control voltage range of the changed control signal, and applying to the second amplifier stage a shifted level of the control signal.

22. A method as recited in claim 21, wherein the step of selecting comprises generating a selection signal and the step of applying comprises activating the second amplifier stage and applying a gain control signal having a component that is level shifted from the control signal by an amount associated with the second amplifier stage.
FIG. 1
FIG. 2
FIG. 3
FIG. 4
INTERNATIONAL SEARCH REPORT

Form PCT/ISA/210 (second sheet) (April 1, 2005)

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/023475

According to International Patent Classification (IPC) or to both national classification and IPC

CLASSIFICATION OF SUBJECT MATTER

INV. H03F 3/72 H03G3/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 3 594 652 A (SPRINGER JOHANNAES L) 20 July 1971 (1971-07-20) column 1, line 72 - column 4, line 52; figure 2</td>
<td>1,10</td>
</tr>
<tr>
<td>X</td>
<td>FR 2 721 155 A1 (MICROELECTRONICS TECHNOLOGY IN [TW]) 15 December 1995 (1995-12-15) page 6, line 31 - page 10, line 11; figures 4-6</td>
<td>1,10</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C

Date of the actual completion of the international search
27 October 2006

Date of mailing of the international search report
07/11/2006

Authorized officer
Fedi, Giuilio

Name and mailing address of the ISA/
European Patent Office
P B 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel (+31-70) 340-2040, Tx 31 651 epc nl
Fax (+31-70) 340-3016

See patent family annex

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

A' document member of the same patent family

* Special categories of cited documents

*A' document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the International filing date

*L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"D' document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

Form PCT/ISA/210 (second sheet) (April 1, 2005)
## DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 6 400 227 B1 (GOLDFARB MARC [US] ET AL) 4 June 2002 (2002-06-04) column 2, line 30 - column 5, line 43; figures 1,2</td>
<td>1-22</td>
</tr>
<tr>
<td>A</td>
<td>US 6 445 248 B1 (GILBERT BARRIE [US]) 3 September 2002 (2002-09-03) column 5, line 53 - column 8, line 10; figures 6-8</td>
<td>1-22</td>
</tr>
</tbody>
</table>
## INTERNATIONAL SEARCH REPORT

**Information on patent family members**

<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>FR 2041139 A5</td>
<td>29-01-1971</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GB 1276752 A</td>
<td>07-06-1972</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 49008445 B</td>
<td>26-02-1974</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NL 7004947 A</td>
<td>09-10-1970</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GB 2289810 A</td>
<td>29-11-1995</td>
</tr>
<tr>
<td>US 6400227 B1</td>
<td>04-06-2002</td>
<td>NONE</td>
<td></td>
</tr>
<tr>
<td>US 6445248 B1</td>
<td>03-09-2002</td>
<td>NONE</td>
<td></td>
</tr>
</tbody>
</table>