




(22) Date de dépôt/Filing Date: 1994/10/14  
(41) Mise à la disp. pub./Open to Public Insp.: 1996/04/15  
(45) Date de délivrance/Issue Date: 2002/03/19

(51) Cl.Int.<sup>5</sup>/Int.Cl.<sup>5</sup> H04N 9/68  
(72) Inventeur/Inventor:  
Rzeszewski, Theodore S., US  
(73) Propriétaire/Owner:  
Matsushita Electric Corporation of America, US  
(74) Agent: ROBIC

(54) Titre : CIRCUIT ET METHODE DE REDUCTION DES TRANSITOIRES DE CHROMINANCE  
(54) Title: CIRCUIT AND METHOD FOR CONTROLLING CHROME TRANSIENTS



(57) Abrégé/Abstract:

A circuit and method for shortening the transition time of sharp color transitions in color television signals. The invention includes a pattern recognition circuit and method which directly and efficiently recognizes color transitions within a predetermined range. The disclosed embodiment of the invention utilizes a filter to output its step response to the pattern recognition circuit which outputs a control signal whenever the color signal rise or fall time does not fit a predetermined pattern. When the pattern recognition circuit recognizes the step response, it directs a hold circuit to output a previous color signal for a predetermined time period before allowing the transition to proceed, thus shortening the transition time.

**ABSTRACT OF THE DISCLOSURE**

A circuit and method for shortening the transition time of sharp color transitions in color television signals. The invention includes a pattern recognition circuit and method which directly and efficiently recognizes color transitions within a predetermined range. The disclosed embodiment of the invention utilizes a filter to output its step response to the pattern recognition circuit which outputs a control signal whenever the color signal rise or fall time does not fit a predetermined pattern. When the pattern recognition circuit recognizes the step response, it directs a hold circuit to output a previous color signal for a predetermined time period before allowing the transition to proceed, thus shortening the transition time.

## CIRCUIT AND METHOD FOR CONTROLLING CHROMA TRANSIENTS

FIELD OF THE INVENTION

This invention relates in general to color transitions in color television signals. More particularly, it relates to a circuit and method for controlling abnormally slow color transitions.

BACKGROUND OF THE INVENTION

10           A color television camera generates red (R), green (G), and blue (B) color signals, each having the full visual-signal bandwidth (about 4.2 MHz). These signals are not usually transmitted directly to the television receiver. Instead, a matrix circuit converts the original signal components into a luminance signal (Y) and two chrominance signals (R-Y, B-Y). Part of the reason these signals are used is to make color television signals compatible with monochrome receivers which are capable of responding only to "black and white" luminance  
20 signals.

The luminance signal includes the full visual-signal bandwidth and defines the image's brightness (white or gray levels). The chrominance (chroma) signals define the image's color hues (tint) and saturation (intensity) levels. It should be noted here that the terms chrominance or color may be used interchangeably to refer both baseband and modulated signals.

30           The chrominance signals do not have to include full visual-signal bandwidth. In fact, the bandwidths of the two chrominance signals can be reduced to about 1.6 and 0.6 MHz, respectively, by low-pass filters. Initially, it was hoped that any negative effects from the reduced chrominance bandwidth would be indistinguishable to the human eye.

It has turned out, however, that the smaller bandwidth limitation imposed on the two chrominance

signals results in perceptible distortion of the color transitions (i.e., chroma transients) that are produced in the resultant color television display. In general, transient distortion results from a slower rise or fall time associated with chroma transients because of the narrower chroma bandwidths. When the transients are between regions of saturation colors, the distortions can be severe, and the effects can be observed in normal broadcasts.

10           There have been numerous attempts to improve transient distortion in television signals, examples of which are found in U.S. patents nos. 4,030,121; 4,181,917; 4,183,051; 4,245,239; 4,296,433; 4,315,215; 4,414,564; 4,729,014; 4,935,806; 4,979,228; 5,077,603; 5,124,786; and 5,146,319.

          Many of the known approaches to controlling transient distortion concentrate on analog solutions, for example U.S. patents nos. 4,030,121; 4,181,917; 4,183,051; 4,245,2390 4,296,433; 4,316,215; 5,077,603 and 5,124,786.  
20   Although some of these techniques have made considerable advances, most analog circuitry in this area has proven to be rather complicated, costly to implement, and difficult to control.

          U.S. patent no. 5,146,319 to Engel. U.S. patent no. 4,935,806 to Rabii, and U.S. patent no. 4,414,564 to Hitchcock are directed toward improvements in a standard signal processing technique known as peaking or aperture correction. Peaking is typically applied to luminance signals and involves generating a processed high frequency  
30   version of the original signal and adding this high frequency version back to the original signal to get an enhanced signal. As shown in Figures 3 and 4 of Hitchcock, the problems associated with standard peaking techniques include excessive preshoot and overshoot (Figure 3) and an emphasis on the high frequencies (Figure

4) which can result in a noisy picture.

Rabii discloses a digital peaking method for processing chrominance signals and reducing noise. Rabii uses threshold decision circuitry and a digital comb filter structure to perform both transient improvement and noise reduction. Enhancement signals are calculated and output from a summation block 32 shown in Figure 1. This enhancement output has the same basic form as the signal from a standard digital 2H comb filter that is commonly  
10 used for luminance enhancement however, Rabii adds a limiter 54 to regulate the amount of preshoot and overshoot that is produced.

The enhancement equations required by peaking techniques are rather complicated, and accordingly, peaking techniques can be costly to implement. Also, the use of threshold decision circuitry makes it virtually impossible to respond to small amplitude chroma transients.

20 Additionally, preshoot and overshoot represent particularly difficult problems for chrominance signals because the lower frequency response of chroma causes any preshoots and overshoots to be even wider than with luminance. Accordingly, chrominance peaking is incorporated as a correction technique either very moderately or not at all in most television receivers.

30 U.S. patent no. 4,979,228 to Rzeszewski discloses a digital subsystem for improving resolution by inserting additional digital samples into a digital television signal. The Rzeszewski disclosure is directed primarily toward luminance signals, and the additional digital samples are calculated and added according to rather specific and relatively complicated algorithms and circuitry.

U.S. patent no. 4,729,014 to Flamm discloses a digital circuit for correcting poor chroma transients. Flamm uses a complicated slope detection technique that

responds to digital chrominance signals that exceeds an amplitude threshold and are less than a time threshold. Flamm applies correction to the chrominance signals through a complicated switch arrangement that switches between an unmodified signal (Figures 1 and 2) and at least one other signal that has been modified by repeating previous sample values using a common digital video signal processing technique.

10        Aside from being complicated and costly to implement, Flamm also suffers from the inability to respond to small color transients (Figure 4b). Additionally, the complicated decision circuitry and switching arrangement increases the risk that the switch will be set incorrectly (Figure 3).

20        The present invention overcomes the problems associated with known methods of correcting abnormally slow chroma transients. In particular, the present invention provides the advantages of simplicity, cost effectiveness, and economy in a digital circuit and method for providing direct positive control over the rise and  
30        fall times of chroma transients. The present invention provides the further advantages of reliability, efficiency, versatility, and effectiveness for both high and low level color signals.

#### SUMMARY OF THE INVENTION

30        Thus, it is an object of the present invention to improve the color transitions displayed in color television receivers.

      It is another object of the present invention to improve the rise time of sharp color transitions in color television signals.

      It is another object of the present invention to improve the fall time of sharp color transitions in color television signals.

It is another object of the present invention to provide a simple, cost effective, and economical digital circuit and method for correcting abnormally slow chroma transients in color television signals.

It is another object of the present invention to provide a digital circuit and method for providing direct positive control over the rise and fall times of chroma transients in color television signals.

10 These and other objects are realized in accordance with the present invention by providing a circuit and method for controlling transitions in chrominance signals received by a color television receiver.

According to the present invention, there is provided a circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

20 a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a hold circuit;

said pattern recognition circuit recognizing said first control signal by comparing one sample point on said first control signal to a previous sample point on said first control signal;

said second control signal causing said hold circuit to generate a second predetermined transition.

30 According to the present invention, there is also provided a circuit for controlling transitions in

chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal;

a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a  
10 hold circuit;

said second control signal causing said hold circuit to generate a second predetermined transition;

said first circuit comprising a filter circuit;  
and

said first predetermined transition comprising a time value that exceeds a response capability of said filter.

According to the present invention, there is also provided a circuit for controlling transitions in  
20 chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a hold circuit;

said pattern recognition circuit recognizing said first control signal by dividing said control signal into sample points and comparing said sample points;

said second control signal causing said hold circuit to generate a second predetermined transition.

According to the present invention, there is also provided a circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

10 means for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving and recognizing said first control signal and outputting a second control signal to a hold means;

said pattern recognition means recognizing said first control signal by comparing one sample point on said  
20 first control signal to a previous sample point on said first control signal;

said second control signal causing said hold means to generate a second predetermined transition.

According to the present invention, there is also provided a circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

means for receiving a digital chrominance signal and generating a first control signal in response to a  
30 first predetermined transition in said digital chrominance signal;

pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving and recognizing said first control signal and outputting a second control signal to a hold means;

said second control signal causing said hold means to generate a second predetermined transition;

said means for receiving a digital chrominance signal comprising a filter circuit; and

said first predetermined transition comprising a  
10 time value that exceeds a response capability of said filter circuit.

According to the present invention, there is also provided a circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

means for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

20 pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving and recognizing said first control signal and outputting a second control signal to a hold means;

said pattern recognition means recognizing said first control signal by dividing said first control signal into sample points and comparing said sample points;

said second control signal causing said hold means to generate a second predetermined transition.

30 According to the present invention, there is also provided a circuit for controlling transitions in

chrominance signals received by a color television receiver, the circuit comprising:

a pattern recognition circuit for receiving a first predetermined transition in a digital chrominance signal and outputting a control signal to a hold circuit;

said pattern recognition circuit recognizing said first predetermined transition in said chrominance signal by comparing one sample point on said chrominance signal to a previous sample point on said chrominance signal; and

10 said control signal causing said hold circuit to generate a second predetermined transition.

According to the present invention, there is also provided a circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a pattern recognition circuit for receiving a first predetermined transition in a digital chrominance signal and outputting a control signal to a hold circuit;

20 said pattern recognition circuit recognizing said first predetermined transition in said chrominance signal by dividing said digital chrominance signal into sample points and comparing said sample points; and

said control signal causing said hold circuit to generate a second predetermined transition.

In a preferred embodiment, the first circuit includes a filter circuit, the first control signal includes a step response of the filter, and the first predetermined transition includes a transition time that exceeds a response time that corresponds to a bandwidth of the filter.

30

In a further embodiment, the pattern recognition circuit recognizes the first control signal by dividing the control signal into sample points and comparing the sample points. The sample points preferably comprise at least A, B, F, and G, and the comparison is accomplished by comparing B to A, F to B, and G to F. The pattern recognition circuit recognizes the first control signal when A is approximately equal to B, and F is greater than B, and G is approximately equal to F. The pattern recognition circuit also recognizes the first control signal when A is approximately equal to B, and F is less than B, and G is approximately equal to F.

In an even further embodiment, the hold circuit comprises a delay circuit coupled to the first circuit, and a flip flop circuit coupled to the delay circuit and the pattern recognition circuit. The second control signal temporarily disables the flip flop circuit, thereby holding an output of the flip flop circuit for a predetermined time. The output of the flip flop circuit is preferably a prior chrominance signal. This delays the color transition, thereby decreasing transition time and steepening the transition.

According to the present invention, there is also provided a method of controlling transitions in chrominance signals received by a color television receiver, the steps comprising:

generating a first control signal in response to a first predetermined transition in a digital chrominance signal;

recognizing said first control signal and generating a second control signal in response to said first control signal;

recognizing said first control signal by comparing one sample point on said first control signal to a previous sample point on said first control signal; and generating a second predetermined transition in response to said second control signal.

According to the present invention, there is also provided a method of controlling transitions in chrominance signals received by a color television receiver, the steps comprising:

10           generating a first control signal in response to a first predetermined transition in a digital chrominance signal;

            recognizing said first control signal and generating a second control signal in response to said first control signal;

            generating a second predetermined transition in response to said second control signal; and


20           recognizing said first control signal by dividing said control signal into sample points and comparing said sample points.

In a preferred embodiment of the method, a filter circuit generates the first control signal, and the first predetermined transition includes a transition time that exceeds a response time corresponding to a bandwidth of the filter.

In a further preferred embodiment of the method, a pattern recognition circuit recognizes the first control signal by dividing the first control signal into sample points and comparing the sample points. The sample points preferably includes at least A, B, F, and G, and the

30

sample comparison involves comparing B to A, F to B, and G to F. The pattern recognition circuit recognizes the first control signal when A is approximately equal to B,



and F is greater than B, and G is approximately equal to F. The pattern recognition circuit also recognizes the first control signal when A is approximately equal to B, and F is less than B, and G is approximately equal to F.

In another preferred embodiment of the method, the second predetermined transition is generated by delaying the transition time of the original digital chrominance signal, thereby decreasing transition time and steepening the transition.

10                   Accordingly, the present invention achieves several advantages. In particular, the circuit and method of the present invention provides a chroma transient correction scheme that is reliable, efficient, versatile, and effective on both high and low level color signals. Additionally, the present invention provides a simple, easily implemented, cost effective, and economical digital circuit and method for providing direct positive control over the rise and fall time of chroma transients.

20    **BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a block diagram of a color television receiver embodying the present invention;

Figure 2 is a graph illustrating one embodiment of a pattern recognition technique utilized in the present invention;

Figure 3 is another graph illustrating the pattern recognition technique shown in Figure 2;

Figure 4 is a flow chart illustrating the pattern recognition technique shown in Figure 2; and

30                   Figure 5 is another flow chart illustrating the pattern recognition technique shown in Figure 3.

**DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED  
EMBODIMENTS**

NTSC (National Television System Committee)

composite television transmission signals are formed by frequency multiplexing the three components needed to make color television signals into the bandwidth and format that was originally used to transmit monochrome television signals. The transmission signal is transformed (matrixed) from a red (R), green (G), and blue (B) signal format to a format that uses a luminance signal and two chrominance signals. The two chrominance signals are bandwidth limited to a smaller bandwidth than the  
10 luminance signal.

The smaller bandwidth imposed upon the two chrominance signals results in unwanted distortion at the luminance and color transitions (transients) in the image. These distortions can be severe when the transitions occur between regions of saturation colors. In general, such distortions result from abnormally slow rise or fall times associated with chrominance signals because of the narrower chrominance bandwidths.

Figure 1 is a block diagram illustrating a color  
20 television receiver 10 embodying the circuit and method of the present invention. The tuner 14, IF 16, and video detector 18 receive the incoming color signal and process it in a conventional manner. An A/D (analog-to-digital) converter 20 at the output of the video detector 18 converts the signal into digital form.

The sound processor 22 may be implemented in any conventional manner. In the disclosed embodiment, sound is converted to digital, processed in the digital domain, and then converted back to analog by a D/A (digital-to-analog) converter 24 and fed to a speaker system.  
30 alternatively, the A/D and D/A converters 20, 24 could be eliminated, and the sound processing could take place exclusively in the analog domain.

Similarly, the luminance processor 26 may be implemented in any conventional manner. However, because the luminance signal is used to transform (dematrix) the

transmitted signal into its red, green, and blue component signals, both the luminance and the chrominance signals must be in the same domain, either analog or digital. Accordingly, because the chrominance signal in the present invention is preferably processed in the digital domain, the luminance signal should also be processed in the digital domain.

Turning now to the chrominance signals, the chroma separation and demodulation circuit 32 produces two color signals C1, C2 corresponding to the R-Y and B-Y signals. Each of these signals, C1 and C2, is first passed through one of two filters, 34 or 38. The filters 34, 38 have well known bandwidth and filter characteristics (amplitude and phase response) which uniquely define their impulse and step response. The bandwidth of each filter 34, 38 is slightly narrower than the rest of the chrominance system, and thus filter bandwidth is used to control the transient response of the system.

When a color signal rise or fall time is faster than the filters 34, 38 allow, each filter's step response (or a close approximation thereof with the rise or fall times being controlled by the filter bandwidth and shape) is produced at the filter's output. This step response is a well known shape. An example of an ideal step response is illustrated in Figures 2 and 3. The sample points A through G illustrate the individual pixels as controlled by the clock 45 shown in Figure 1. The vertical height of the waveform at a given instant is controlled by the bits that represent the amplitude of the corresponding analog signal after A/D conversion.

As shown in Figure 1, the pattern recognition and control circuit 42 recognizes the step response of the filter 38 and activates a timer 44 to disable the clock 45 into a clocked flip flop circuit 52. When this occurs, the flip flop circuit 52 provides the same output to a matrix 30 that had existed before the clock 45 was

disabled. The effect is that of a hold circuit that repeats the same output until the clock is restored. For simplicity, the flip flop circuit 52 is preferably an RS, although JK or similar such circuits are also acceptable.

The effect of the above-described circuitry on chroma transients is illustrated in Figures 2 and 3, where the waveform with x-marks illustrate the original chroma signal, and the waveform with o-marks illustrate the modification produced by the disclosed circuitry and method. A delay circuit 50 at the input to the flip flop circuit 52 is used to insure that the timing of the holding action occurs at the correct position in Figures 2 and 3. The timer 44 in the disclosed embodiment has a delay of three clock intervals which correspond to the same points shown in Figures 2 and 3. However, the clock interval may be varied from system to system depending on the exact clock frequency and filter characteristics used.

The pattern recognition and control circuit 42 can be implemented by dedicated logic or a general purpose digital signal processing (DSP) IC. The pattern recognition protocols used in the present invention are illustrated by the flow charts shown in Figures 4 and 5. Figure 4 illustrates a rising edge transient, and Figure 5 illustrates a falling edge transient.

Turning now to the details of the disclosed embodiment, Figure 1 is a block diagram illustrating a color television receiver 10 embodying the circuit and method of the present invention. The tuner 14, IF 16, and video detector 18 receive the incoming signal and process it in a conventional manner. An A/D converter 20 at the output of the video detector 18 converts the incoming signal into a digital chrominance signal.

The digital chrominance signal branches into two signal paths. The first path processes the C1 chrominance signal, and the second path processes the C2 chrominance signal. Essentially, the processing steps for each path

# 2118179

is the same, and thus Figure 1 illustrates only the details of the C2 path. It should be understood that these details, and the accompanying description herein, apply equally to both paths. Thus, the filter 34 and C1 processor 36 correspond to the filter 38 and C2 processor 40.

The digital chrominance signal is fed to the chroma separation and demodulation circuit 32 for separation of the C1 and C2 signals. These signals, C1 and C2, are used to extract the red, green and blue chrominance.

The C2 signal is fed to a filter 38, and the output of the filter 38 is fed through a delay circuit 50 to one input of a flip flop circuit 52. The filter 38 output is also fed through a pattern recognition and control circuit 42. The output of the pattern recognition and control circuit 42 is fed to a timer circuit 44, and the output of the timer 44 is fed through an inverter 46 to one input of an AND gate 48. The output of the AND gate 48 is fed to another input of the flip flop circuit 52. A clock pulse is provided directly to the timer 44. The clock pulse is also provided to the flip flop circuit 52 through the AND gate 48.

The output of the flip flop circuit 52 is the output of the C2 processor 40. The outputs of the C2 processor 40, the C1 processor 36 and the luminance processor 26 are all fed to a matrix circuit 30 to dematrix the transmitted signals into their original color components. These signals were processed in the digital domain, and thus they must be transformed by D/A converters 54 back into the analog domain. The output of these D/A converters 54 are the red, green, and blue components of the originally transmitted color signal.

When C2 has a transition time (rise or fall) greater than a predetermined amount as determined by the filter 38 characteristics, C2 is passed through the filter

38 without modification. Preferably, the filter characteristic that determines this predetermined amount is the filter's bandwidth. The delay circuit 50 delays C2 for a predetermined time and then feeds it to the flip flop circuit 52, which then passes it to the matrix circuit 30. The pattern recognition and control circuit 42 does not recognize this C2 signal, and thus, under these conditions, the circuit 42 does not affect the flip flop circuit 52. In particular, under these conditions, the pattern recognition and control circuit 42 does not enable the timer 44. Thus, the timer output to the inverter 46 is zero, and the AND gate 48 passes the clock signal to the flip flop circuit 52.

When C2 has a transition time (rise or fall) that is less than the predetermined amount as determined by the filter 38 characteristics, the filter 38 detects this by outputting its step response. This step response is delayed at the delay circuit 50 before being fed into the flip flop circuit 52. During this delay time, the pattern recognition and control circuit 42 analyzes the output from the filter 34 and determines that the filter 34 is outputting its step response. Figures 2 and 3 illustrate an ideal step responses detected by the pattern and control circuit 42 (rising edge and falling edge, respectively). The step response waveforms are illustrated by the x-marks. Also, Figures 4 and 5 illustrate the analysis protocol that is implemented by the pattern recognition and control circuit 42 in order to recognize the filter's step response. The protocols in Figures 4 and 5 may also be implemented by a pattern recognition and control program.

As seen in Figures 2 and 3, the filter step response has a flat portion, a sloping portion, and another flat portion that occurs at a fairly predictable time after the sloping portion. In particular, for the rising edge step response shown in Figure 2, if A is

approximately equal to B, C is greater than B, D is greater than C, E is greater than D, F is greater than E, and G is approximately equal to F, then the pattern recognition and control circuit 42 identifies the signal as the step response of the filter 38 and enables the timer circuit 44. The timer circuit 44 disables the clock signal into the flip flop circuit 52, thus forcing the flip flop circuit 52 to maintain its previous output. This previous output is the delayed C2 signal from prior to the occurrence of the step response (A to B in Figure 2).

For the falling edge step response shown in Figure 3, if A is approximately equal to B, C is less than B, D is less than C, E is less than D, F is less than E, and G is approximately equal to F, then the pattern recognition and control circuit 42 identifies the signal as the step response of the filter 38 and enables the timer circuit 44. The timer circuit 44 disables the clock signal into flip flop circuit 52, thus forcing the flip flop circuit 52 to maintain its previous output. This previous output is the delayed C2 signal from prior to the occurrence of the step response (A to B in Figure 3).

As shown in Figures 2 and 3, by enabling the timer circuit 44, the pattern recognition and control circuit 42 forces the output from the flip flop circuit 52 to remain at a constant level, thereby forcing the output from the RS flip flop circuit 52 to have a substantially steeper response time. This modified signal is illustrated by the series of o-marks shown in Figures 2 and 3.

The pattern recognition and control circuit 42 and method (Figures 4 and 5) may include circuitry for calculating percentage ranges within which the sample points must fall in order for the circuit to recognize the step response of the filter 34. Thus, sample point A could be required to be within 10% of sample point B in

order for the pattern recognition and control circuit 42 and method to decide that A is approximately equal to B. Also, the greater than or less than decisions could be made within a specified range such as plus or minus 10%. Alternatively, the pattern recognition and control circuit 42 could provide purely digital tolerances that examine the least significant bit of the digital words being compared. The purely digital approach is simpler than providing percentage tolerances, but may also be less  
10 accurate than the percentages.

The number of sample points, A through G, described and illustrated herein are the preferred number. However, the pattern recognition and control circuit 42 and method could be implemented with more or less sample points. In order to detect a transition, there should be at least 4 sample points.

Thus, it can be seen from the above detailed description that the present invention achieves several advantages. In particular, the circuit and method of the  
20 present invention provides a chroma transient correction scheme that is reliable, efficient, versatile, and effective on both high and low level color signals. Additionally, the present invention provides a simple, easily implemented, cost effective and economical digital circuit and method for providing direct positive control over the rise and fall time of chroma transients.

It is therefore intended that the foregoing detailed description be regarded as illustrative rather than limiting, and that it be understood that it is the  
30 following claims, including all equivalents, which are intended to define the scope of the invention.

CLAIMS

1. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

10 a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a hold circuit;

said pattern recognition circuit recognizing said first control signal by comparing one sample point on said first control signal to a previous sample point on said first control signal;

said second control signal causing said hold circuit to generate a second predetermined transition.

20 2. The circuit of claim 1, wherein said first circuit comprises a filter circuit.

3. The circuit of claim 1, wherein said first control signal comprises a step response.

4. The circuit of claim 1, wherein said first predetermined transition comprises a range of values.

5. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal;

a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a hold circuit;

said second control signal causing said hold  
10 circuit to generate a second predetermined transition;

said first circuit comprising a filter circuit;  
and

said first predetermined transition comprising a time value that exceeds a response capability of said filter.

6. The circuit of claim 5, wherein said first predetermined transition time comprises a range of values.

7. The circuit of claim 5, wherein said first predetermined transition time comprises a predetermined  
20 rise time.

8. The circuit of claim 5, wherein said first predetermined transition time comprises a predetermined fall time.

9. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a first circuit for receiving a digital chrominance signal and generating a first control signal in

response to a first predetermined transition in said digital chrominance signal; and

a pattern recognition circuit coupled to said first circuit for receiving and recognizing said first control signal and outputting a second control signal to a hold circuit;

said pattern recognition circuit recognizing said first control signal by dividing said control signal into sample points and comparing said sample points;

10           said second control signal causing said hold circuit to generate a second predetermined transition.

10. The circuit of claim 9, wherein:

said sample points comprise at least A, B, F, and G; and

said comparison comprises comparing B to A, F to B, and G to F.

11. The circuit of claim 10, wherein said first control signal is recognized when A is approximately equal to B, and F is greater than B, and G is approximately equal  
20 to F.

12. The circuit of claim 10, wherein said first control signal is recognized when A is approximately equal to B, and F is less than B, and G is approximately equal to F.

13. The circuit of claim 9, wherein:

said sample points comprise at least A, B, C, D, E, F, and G; and

said comparison comprises comparing B to A, C to B, D to C, E to D, F to E, and G to F.

14. The circuit of claim 13, wherein said first control signal is recognized when A is approximately equal to B, and C is greater than B, D is greater than C, E is greater than D, F is greater than E, and G is approximately equal to F.

15. The circuit of claim 13, wherein said first control signal is recognized when A is approximately equal to B, and C is less than B, D is less than C, E is less than D, F is less than E, and G is approximately equal to F.

16. The circuit of claim 1, wherein said pattern recognition circuit outputs said second control signal when said pattern recognition circuit recognizes said first control signal.

17. The circuit of claim 1, wherein:  
said first predetermined transition comprises a first predetermined transition time;  
said second predetermined transition comprises a second predetermined transition time; and  
said second predetermined transition time is less than said first predetermined transition time.

18. The circuit of claim 1, wherein:  
said first circuit outputs said digital chrominance signal until said first circuit receives said first predetermined transition; and

said hold circuit comprises:

a delay circuit coupled to said first circuit; and;

a flip flop circuit coupled to said delay circuit and said pattern recognition circuit.

19. The circuit of claim 18, wherein said second control signal disables said flip flop circuit for a predetermined time, thereby holding an output of said flip  
10 flop circuit.

20. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

means for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving  
20 and recognizing said first control signal and outputting a second control signal to a hold means;

said pattern recognition means recognizing said first control signal by comparing one sample point on said first control signal to a previous sample point on said first control signal;

said second control signal causing said hold means to generate a second predetermined transition.

21. The circuit of claim 20, wherein said means for receiving a digital chrominance signal comprises a filter circuit.

22. The circuit of claim 20, wherein said first control signal comprises a step response.

23. The circuit of claim 20, wherein said first predetermined transition comprises a range of values.

24. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

means for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal;

pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving and recognizing said first control signal and outputting a second control signal to a hold means;

said second control signal causing said hold means to generate a second predetermined transition;

said means for receiving a digital chrominance signal comprising a filter circuit; and

said first predetermined transition comprising a time value that exceeds a response capability of said filter circuit.

25. The circuit of claim 24, wherein said first predetermined transition time comprises a range of values.

26. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

means for receiving a digital chrominance signal and generating a first control signal in response to a first predetermined transition in said digital chrominance signal; and

10 pattern recognition means coupled to said means for receiving a digital chrominance signal for receiving and recognizing said first control signal and outputting a second control signal to a hold means;

said pattern recognition means recognizing said first control signal by dividing said first control signal into sample points and comparing said sample points;

said second control signal causing said hold means to generate a second predetermined transition.

27. The circuit of claim 20, wherein said pattern recognition means outputs said second control signal when said pattern recognition means recognizes said  
20 first control signal.

28. The circuit of claim 20, wherein:

said first predetermined transition comprises a first predetermined transition time;

said second predetermined transition comprises a second predetermined transition time; and

said second predetermined transition time is less than said first predetermined transition time.

29. The circuit of claim 21, wherein:

said filter circuit outputs said digital chrominance signal until said first predetermined transition is received; and

said hold circuit comprises:

a delay circuit coupled to said filter circuit; and

a flip flop circuit coupled to said delay circuit and said pattern recognition circuit.

10           30. The circuit of claim 29, wherein said second control signal disables said flip flop circuit for a predetermined time, thereby holding an output of said flip flop circuit.

31. A method of controlling transitions in chrominance signals received by a color television receiver, the steps comprising:

generating a first control signal in response to a first predetermined transition in a digital chrominance signal;

20           recognizing said first control signal and generating a second control signal in response to said first control signal;

recognizing said first control signal by comparing one sample point on said first control signal to a previous sample point on said first control signal; and

generating a second predetermined transition in response to said second control signal.

32. The method of claim 31, wherein said first predetermined transition comprises a range of predetermined values.

33. The method of claim 31, wherein said first predetermined transition comprises a first predetermined transition time.

34. The method of claim 33, wherein:  
a filter circuit generates said first control signal; and

10       said first predetermined transition time comprises a value that exceeds a bandwidth of said filter.

35. The method of claim 34, wherein said first predetermined transition time comprises a rise time.

36. The method of claim 34, wherein said first predetermined transition time comprises a fall time.

37. A method of controlling transitions in chrominance signals received by a color television receiver, the steps comprising:

20       generating a first control signal in response to a first predetermined transition in a digital chrominance signal;

      recognizing said first control signal and generating a second control signal in response to said first control signal;

      generating a second predetermined transition in response to said second control signal; and

recognizing said first control signal by dividing said control signal into sample points and comparing said sample points.

38. The method of claim 37, wherein:  
said sample points comprise at least A, B, F, and G; and

said comparison comprises comparing B to A, F to B, and G to F.

39. The method of claim 38, wherein said first  
10 control signal is recognized when A is approximately equal to B, and F is greater than B, and G is approximately equal to F.

40. The method of claim 38, wherein said first control signal is recognized when A is approximately equal to B, and F is less than B, and G is approximately equal to F.

41. The method of claim 37, wherein;  
said sample points comprise at least A, B, C, D,  
E, F, and G; and

20 said comparison comprises comparing B to A, C to B, D to C, E to D, F to E, and G to F.

42. The method of claim 41, wherein said first control signal is recognized when A is approximately equal to B, and C is greater than B, D is greater than C, E is greater than D, F is greater than E, and G is approximately equal to F.

43. The method of claim 41, wherein said first control signal is recognized when A is approximately equal to B, and C is less than B, D is less than C, E is less than D, F is less than E, and G is approximately equal to F.

44. The method of claim 31, wherein said second control signal is generated when said first control signal is recognized.

45. The method of claim 31, wherein:  
10       said first predetermined transition comprises a first predetermined transition time;  
      said second predetermined transition comprises a second predetermined transition time; and  
      said second predetermined transition time is less than said first predetermined transition time.

46. The method of claim 31, wherein:  
      said digital chrominance signal is outputted by a first circuit until said first predetermined transition is received; and

20       a hold circuit is provided comprising:  
      a delay circuit coupled to said first circuit; and  
      a flip flop circuit coupled to said delay circuit and a pattern recognition circuit.

47. The method of claim 46, wherein said second control signal disables said flip flop circuit for a predetermined time, thereby holding an output of said flip flop circuit.

48. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a pattern recognition circuit for receiving a first predetermined transition in a digital chrominance signal and outputting a control signal to a hold circuit;

said pattern recognition circuit recognizing said first predetermined transition in said chrominance signal by comparing one sample point on said chrominance signal to  
10 a previous sample point on said chrominance signal; and

said control signal causing said hold circuit to generate a second predetermined transition.

49. A circuit for controlling transitions in chrominance signals received by a color television receiver, the circuit comprising:

a pattern recognition circuit for receiving a first predetermined transition in a digital chrominance signal and outputting a control signal to a hold circuit;

said pattern recognition circuit recognizing said  
20 first predetermined transition in said chrominance signal by dividing said digital chrominance signal into sample points and comparing said sample points; and

said control signal causing said hold circuit to generate a second predetermined transition.

FIG. 1




FIG. 2






FIG. 3



**FIG. 4**



**FIG. 5**

