

(51) International Patent Classification:  
*H01L 21/66* (2006.01) *G01R 31/28* (2006.01)(21) International Application Number:  
PCT/KR2008/006757(22) International Filing Date:  
17 November 2008 (17.11.2008)

(25) Filing Language: Korean

(26) Publication Language: English

(71) Applicant (for all designated States except US): **INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY** [KR/KR]; 17 Haengdang-dong, Sungdong-gu, Seoul 133-791 (KR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **BAEG, Sang-Hyeon** [KR/KR]; 10-301 Woosung Apt., Seocho 2-dong, Seocho-gu, Seoul 137-773 (KR).(74) Agent: **E-SANG PATENT AND TRADEMARK LAW FIRM**; 3F., Woodo Bldg., 82-2, Yangjae-dong, Seocho-gu, Seoul 137-130 (KR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD OF TESTING SEMICONDUCTOR DEVICE

[Fig. 1]



(57) Abstract: A method of testing a semiconductor device is provided. In order to provide the same conditions and application of electrical power as a test process in which characteristic functions of a semiconductor device are tested, the number of removal power pins is set. The final number of power pins that can be provided during a normal operation is determined by setting the number of removal power pins. The final number of power pins represents the minimum number of power pins that are requested to be connected for the normal operation of the semiconductor device, and is met by removing a timing margin during the operation of the semiconductor device. Afterwards, a delay test pattern that can be used during a scan mode is applied. When it is determined to be defective by the delay test pattern, a cycle of the delay test pattern is increased. The increased cycle of the delay test pattern may increase the number of switching operations in the delay test pattern or offset ground bouncing caused by excessive current requested per unit time, so that an overkill phenomenon in which a good semiconductor device is determined to be defective can be prevented.

## Description

### METHOD OF TESTING SEMICONDUCTOR DEVICE

#### Technical Field

- [1] The present invention relates to a method of testing a semiconductor device, and more particularly, to a method of testing a semiconductor device capable of preventing electrical power from being supplied to a power pin in a chip, and setting an optimal test condition.

#### Background Art

- [2] A process of testing a semiconductor device is performed after semiconductor chip fabrication and packaging processes. That is, whether a device that is formed after circuits and interconnections are implemented on a wafer fulfills its function is verified through the test process. Generally, a process that is performed at a wafer level before the packaging process is performed is referred to as Electrical Die Sorting (EDS). In addition, whether the device is good or not is also tested after packaging is performed.
- [3] As a design rule is reduced and complicated functions are realized in a single chip in the process of fabricating a semiconductor device, the test is performed after implementing a scan cell in a predetermined region of the chip rather than directly testing characteristic functions of the chip. The scan cell is disposed between a core or function block that takes charge of the characteristic functions of the device and input/output pads.
- [4] Generally, the scan cells are serially connected to each other to form a scan chain. The scan chain includes a shift register therein to continuously transmit a test pattern. The test pattern is applied to an input pin during the test, an output of an output pin is compared with an expected value, and finally, whether the device is defective or not is determined.
- [5] When the scan design-based test (scan test) is performed, overkill and underkill should be taken into account.
- [6] A case in which a good semiconductor device is determined to be defective is referred to as overkill, and a case when a substantially defective semiconductor device is determined to be good is referred to as underkill. Overkill and underkill are different from each other simply in view of the aspect of determination, however both are representative phenomena of a test being erroneously determined.
- [7] Generally, a switching operation of a circuit provided in the scan cell causes overkill. That is, when the number of switching operations of a circuit that is tested according to a test pattern exceeds the normal operation, an electric current supplied to the scan cell is increased. When an electric current supplied during the test is greater than that supplied

lied during the normal operation of the semiconductor chip, a ground level is not uniformly set, and pulsating ground bouncing is generated. As a result, overkill in which a semiconductor chip operating normally in a packaged environment is determined to be defective during a test operation occurs.

- [8] In order to prevent the overkill phenomenon, a method of reducing a conventional test operating speed is used in automatic testing equipment. That is, a method of reducing the operating speed of the test pattern is used to lower transition of signals. Accordingly, the number of switching operations of a circuit in the scan cell per unit time is reduced, and thus the supplied electric current is reduced as well. The reduced electric current may minimize ground bouncing. However, the operating speed of the test pattern may not sufficiently cover the operating speed in a normal use environment. Accordingly, underkill in which a defective semiconductor device in an actual package environment is determined to be good occurs.

## **Disclosure of Invention**

### **Technical Problem**

- [9] The present invention is directed to a method of testing a semiconductor device capable of determining an optimal number of power pins, and determining a clock cycle of a test pattern suitable for the selected number of power pins.

### **Technical Solution**

- [10] One aspect of the present invention provides a method of testing a semiconductor device including: applying a reference test pattern to a semiconductor device, setting the number of removal power pins during a normal operation, and determining the final number of power pins; and applying a delay test pattern to the semiconductor device to set a cycle of the delay test pattern corresponding to the number of removal power pins.

### **Advantageous Effects**

- [11] According to the present invention, a reference test pattern is applied to a semiconductor device to recognize a minimum number of power pins that are connectable when the subsequent test is performed. As a result, the most severe environment that the semiconductor device can stand during a normal operation is prepared. Afterwards, current is supplied to the semiconductor device according to the determined number of power pins, and a delay test pattern is applied. When the delay test pattern is applied, a cycle of the applied test pattern is increased as well in order to prevent an overkill phenomenon. Accordingly, ground bouncing according to the number of power pins is alleviated, so that the optimal delay test pattern can be set. As a result, a normally operating environment can be provided to the semiconductor device on which the test is performed, and a function test that is an actual operation of the semiconductor

device can be fulfilled by a scan test.

### **Brief Description of Drawings**

[12] FIG. 1 is a flowchart illustrating a method of testing a semiconductor device according to an example embodiment of the present invention.

[13] FIG. 2 is a circuit diagram illustrating operations for removing a power pin according to an example embodiment of the present invention.

### **Mode for the Invention**

[14] While the invention is applicable to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims. The presently described embodiments will be best understood by reference to the drawings, wherein like parts are designated by like numerals throughout.

[15] Unless otherwise defined, all terms including technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, including those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

[16] Example embodiments of the present invention will be described in detail with reference to the accompanying drawings.

[17] <Example Embodiment>

[18] FIG. 1 is a flowchart illustrating a method of testing a semiconductor device according to an example embodiment of the present invention.

[19] Referring to FIG. 1, a reference test pattern is applied to a semiconductor device (S100). The reference test pattern may be a function test pattern that tests characteristic functions of the semiconductor device. Therefore, the reference test pattern may be a test pattern for determining whether function blocks of the semiconductor device performing the characteristic functions operate or not. While the function test pattern is applied, the function test pattern is applied to the function blocks of the semiconductor device. Also, the function blocks perform a switching operation according to the function test pattern.

[20] The above-described reference test pattern may be a test pattern other than the

function test pattern. That is, any pattern that may cause the number of switching operations the same as or similar to the function test pattern may be used. In addition, when the function test pattern is applied to the semiconductor device on which the test is performed, the pattern is applied to the function blocks of the device, and switching may be generated. However, the switching may be generated in a scan cell provided in the semiconductor device. That is, when a predetermined pattern is applied to the scan cells and the number of switching operations is the same as or similar to the function test pattern, the pattern may be employed. Furthermore, setting the reference test pattern to be different according to the type of a semiconductor device will be obvious to one of ordinary skill in the art.

- [21] First, before applying the reference test pattern to the semiconductor device, the number of removal power pins  $N_{rm}$  is set to 0. Moreover, increase time of a delay test pattern cycle is set to 0 as well. The test pattern is applied from test equipment or is synchronized with a clock generated in a semiconductor device to be applied. Therefore, the cycle of the delay test pattern may be construed as being substantially the same as the clock cycle.
- [22] First, when a reference test pattern is initially applied to the semiconductor device, electrical power is supplied to every power pin in the semiconductor device. The power pin may be any kind of power pin, i.e., a power pin that supplies a positive supply voltage (referred to as  $V_{dd}$  among those skilled in the art), a power pin that supplies a negative supply voltage (referred to as  $V_{ss}$ ), or a power pin that supplies a ground voltage. In addition, the power pin may be construed as a power pad formed on a semiconductor device chip.
- [23] After the reference test pattern is applied, it is determined whether the semiconductor device on which the test is performed is good or not (S110).
- [24] When it is determined that the device is good, the number of removal power pins  $N_{rm}$  is increased by one (1) (S120). When it is determined that the device is good in the initial application of the reference test pattern, it is observed that the tested semiconductor device is substantially a good product. In addition, when the semiconductor device determined to be defective in the initial application of the reference test pattern is finally determined to be defective, no more tests are performed on the device.
- [25] Increasing the number of removal power pins  $N_{rm}$  according to the determination that the device is good and application of the reference test pattern are continuously performed until the semiconductor device is determined to be defective according to the reference test pattern.
- [26] Accordingly, the above-described operation includes applying the reference test pattern to the semiconductor device until an initial defect is generated, and the number of removal power pins  $N_{rm}$  is increased by one (1) whenever the device is determined

to be good. That is, whenever it is determined to be good by the reference test pattern, a test pin of a semiconductor device is interrupted from electrical power. The meaning of the operation is specified by FIG. 2.

[27] FIG. 2 is a circuit diagram illustrating operations for removing a power pin according to an example embodiment of the present invention.

[28] Referring to FIG. 2, a semiconductor device on which a test is performed includes a PMOS transistor and an NMOS transistor. The circuit diagram of FIG. 2 is an equivalent circuit which models an inverter to which the PMOS transistor and the NMOS transistor are connected. Also, the circuit diagram of FIG. 2 partially illustrates a switching device included in a semiconductor device, and it includes both a switching device of a function block and a switching device of a scan cell.

[29] The NMOS transistor and the PMOS transistor illustrated in FIG. 2 are transistors having ideal characteristics. Also, every terminal of the actual PMOS transistor has inductance and capacitance ingredients. The transistor is illustrated as a model suitable for representing a change in current amount according to a switching operation. Therefore, the inductance ingredients  $L_p$  and  $L_g$  are formed between a positive supply voltage  $V_{dd}$  and a ground level GND, and the capacitance ingredients  $C_p$  and  $C_n$  exist between source and drain terminals of the transistor.

[30] When the switching device are connected to a plurality of power pins, the connected portion between the switching device and the power pins is modeled as a structure in which a plurality of inductors are disposed in parallel. Also, as disclosed in the example embodiment, when the number of removal power pins  $N_{rm}$  is increased until a defect occurs in the semiconductor device, the inductance  $L_p$  or  $L_g$  seen from the transistors may be increased. The increased inductance  $L_p$  or  $L_g$  results in an increased voltage that is applied to the inductance  $L_p$  or  $L_g$  during the switching operation.

[31] For example, the inductance  $L_g$  seen from a source terminal of the NMOS transistor having ideal characteristics in FIG. 2 is increased as the number of removal power pins  $N_{rm}$  is increased. This is because a voltage applied to the inductor is proportional to inductance and is also proportional to a change in current amount. Therefore, it is observed that the voltage applied to the source terminal of the NMOS transistor is increased during the switching operation, and the voltage is pulsating according to a change in current amount. This shows that ground bouncing is increased during the switching operation.

[32] As a result, the above-described process includes applying the reference test pattern to the semiconductor device, and increasing the number of removal power pins  $N_{rm}$  until the semiconductor device is determined to be defective, so that a ground bouncing phenomenon according to the switching operation of a scan cell is increased. The above process is performed in order to set the same severe condition as when the semi-

conductor device normally starts the operation.

- [33] That is, increasing the number of removal power pins  $N_{rm}$  corresponds to an operation that increases ground bouncing of the semiconductor device, and recognizes the minimum number of connection power pins capable of maintaining the normal operation. In addition, ground bouncing is artificially generated through removal of the power pin number, so that operations of the semiconductor device used in an actual package environment can be covered.
- [34] Accordingly, when a reference test pattern is input to cause a defect in the semiconductor device, one (1) is deducted from the number of removal power pins  $N_{rm}$  to set the new number of removal power pins  $N_{rm}$ . This is a reappearance of a situation in which the number of power pins connected in a condition determined to be normal is minimum. The final number of power pins is determined by the new number of removal power pins  $N_{rm}$  in which one (1) is deducted from the number of removal power pins  $N_{rm}$ . That is, the final number of power pins represents the number of power pins that are connected to an external power supply among power pins of the semiconductor device. Accordingly, when the number of power pins to be interrupted from the external power supply is deducted from the total number of power pins of the semiconductor device, the number is equal to the final number of power pins.
- [35] Referring again to FIG. 1, one (1) is deducted from the number of removal power pins  $N_{rm}$  to determine the final number of power pins, and a delay test pattern is applied to the semiconductor device (S200). That is, the delay test pattern with respect to the semiconductor device connected to electrical power is applied only to the corresponding power pins according to the determined final number of power pins.
- [36] Furthermore, the delay test pattern is a test pattern that is applied to the semiconductor device during a scan mode. The delay test pattern may be a scan test pattern that is applied to the scan chain to which scan cells are sequentially connected. The scan test pattern is applied to determine whether the semiconductor device is good or not through the determination on whether the scan cells that are provided during the design of a semiconductor normally operate or not rather than the confirmation of characteristic functions of a function block of the semiconductor device.
- [37] Afterwards, whether the semiconductor device is good or not is determined according to the application of the delay test pattern (S210).
- [38] When it is determined to be defective according to the application of the delay test pattern, the delay test pattern is increased by cycle increase time  $T_{dw}$  (S220).
- [39] The cycle increase time  $T_{dw}$  that is increased per test may be differently set depending on the kind of a semiconductor device to be tested. That is, it may be variously set depending on electrical characteristics including operating speed of the semiconductor device to be tested.

- [40] For example, when the operating speed of the semiconductor device is fast, the cycle increase time  $T_{dw}$  is set to be short. In contrast, when the operating speed of the semiconductor device is slow, the cycle increase time  $T_{dw}$  may be set to be long.
- [41] Afterwards, the delay test pattern having an increased cycle is applied to the semiconductor device, and whether the semiconductor device is good or not is verified (S230). When it is determined to be defective, the reset cycle of the delay test pattern is increased again, and the increased results are applied to the semiconductor device. The above-described operation is repeated until the semiconductor device is determined to be good.
- [42] The increased cycle of the delay test pattern has the following meaning.
- [43] The increased cycle of the delay test pattern results in a reduced number of switching operations per unit time of a switching device. When the number of switching operations is reduced, current supplied to the scan cell to which the test pattern is applied is reduced as well. That is, excessive instance current that is required during a delay test may cause a signal in the semiconductor device to be delayed. However, the delay may be offset by increasing the cycle time.
- [44] That is, when the application of the delay test pattern causes a higher current to be supplied to the semiconductor device compared with the application of the reference test pattern, the excessive application of the current results in an overkill phenomenon in which a good semiconductor device is determined to be defective due to various factors. The factors of causing the overkill phenomenon by supplying the excessive current include characteristic destruction of a device according to application of excessive current compared with a normal operation, and malfunction of scan cells according to the application of excessive current. In order to reduce the overkill phenomenon, the cycle of a scan pattern is increased, so that additional delay generated by the excessive current is compensated for.
- [45] As described above, the optimal condition of the number of removal power pins  $N_{rm}$  is set while the reference test pattern is applied. The reference test pattern represents a test pattern during a normal operation, and a switching operation that is generated by the test pattern is set equivalent or similar to the number of switching operations generated during the normal operation. As a result, it can be verified whether the circuit fulfills its own functions or not.
- [46] The number of removal power pins  $N_{rm}$  is increased by one (1) until the semiconductor device is determined to be defective, and the number of power pins connected to electrical power when the device is finally determined to be good is confirmed as the minimum number. This is set as the most severe state when the semiconductor device is in an actual package environment or under the same switching environment in which the semiconductor device performs its own functions. That is,

when the number of removal power pins Nrm is increased, the phenomenon including ground bouncing is increased, so that the most severe environment in which a semiconductor device can normally operate is set.


- [47] Then, the delay test pattern is applied, and a cycle of the delay test pattern is gradually increased according to whether the semiconductor device is good or bad. The delay test pattern functions to determine the presence of delay time that is generated in the scan cell of the semiconductor device rather than functioning to determine the presence of characteristic functions of a circuit of the semiconductor device as a function test. That is, after applying a test signal with an output of a specific level expected, when the output of the specific level is generated, elapsed time thereof is measured, and it is determined whether the elapsed time complies with the specification of the corresponding semiconductor device.
- [48] When a defect occurs, this means that the applied delay test pattern requests more switching operations from the semiconductor device than the reference test pattern. Therefore, the delay test pattern requests greater current consumption than that requested by the reference test pattern through the set Nrm. Accordingly, when the test is performed under the set Nrm without correction of the delay test pattern, the overkill phenomenon in which a good semiconductor device is determined to be defective occurs.
- [49] In order to prevent the above phenomenon, when the defect occurs in the semiconductor device in the delay test pattern, a cycle of the pattern is gradually increased, and these operations are repeatedly performed until the semiconductor device is determined to be good. The cycle of the pattern at which the semiconductor device is determined to be good becomes a point at which overkill according to the excessive current caused by the delay test pattern is prevented. Since the increased cycle results in reduced ground bouncing, the semiconductor device is determined to be good at that point.
- [50] Afterwards, the set cycle of the delay test pattern is applied so that all of the power pins are recovered to test the subsequent semiconductor device. Also, the set cycle of the delay test pattern is continuously applied to the subsequent same semiconductor device, and the set delay test pattern is applied to the semiconductor devices to follow.
- [51] Obviously, when the kind of the semiconductor device is changed, the number of removal power pins Nrm and the delay test pattern are changed as well.
- [52] Hardware for accomplishing the above-described testing operations may be implemented using various methods.
- [53] For example, as illustrated in FIG. 2, a node connected to a pad in the semiconductor circuit may include an additional controllable switch to control the connection between the pad and the wire.

- [54] In addition, the connection may be controlled by a separate test board or test equipment rather than the semiconductor circuit. As a result, switching devices on the test board may be disposed between a power terminal of a semiconductor device and a power supply terminal of the test equipment. Moreover, a power supply that is applied to the semiconductor device through on/off of the switching device may be controlled through a separate control signal. Likewise, the test equipment itself can prevent power from being supplied such that the power supplied to the semiconductor device may be controlled by the test equipment. As a result, the power pin of the semiconductor device may be left floating, and the desired number of removal power pins  $N_{rm}$  may be realized.
- [55] While the invention has been shown and described with reference to certain example embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.


## Claims

- [1] A method of testing a semiconductor device, comprising:  
applying a reference test pattern to a semiconductor device, setting the number of removal power pins during a normal operation, and determining the final number of power pins; and  
applying a delay test pattern to the semiconductor device to set a cycle of the delay test pattern corresponding to the number of removal power pins.
- [2] The method of claim 1, wherein the setting of the number of removal power pins comprises:  
setting the number of removal power pins to 0, and applying the reference test pattern to the semiconductor device;  
increasing the number of removal power pins by one (1) when the semiconductor device is determined to be good; and  
supplying a current to the power pin of the semiconductor device according to the increased number of removal power pins, and re-applying the reference test pattern to the semiconductor device.
- [3] The method of claim 2, wherein the applying of the reference test pattern and the increasing of the number of removal power pins are performed until the semiconductor device is determined to be defective.
- [4] The method of claim 3, wherein the number of removal power pins is deducted by one (1) to confirm the final number of power pins when the semiconductor device is determined to be defective according to the application of the reference test pattern.
- [5] The method of claim 1, wherein the setting of the cycle of the delay test pattern comprises:  
supplying a current to the semiconductor device according to the final number of power pins, and applying the delay test pattern; and  
increasing the cycle of the delay test pattern when the semiconductor device is defective according to the application of the delay test pattern.
- [6] The method of claim 5, wherein the applying of the delay test pattern and the increasing of the cycle of the delay test pattern are performed until the semiconductor device is determined to be good.
- [7] The method of claim 1, wherein the reference test pattern is a function test pattern that verifies whether function blocks of the semiconductor device operate or not or a test pattern that has the same switching number as the function blocks of the semiconductor.

[Fig. 1]



[Fig. 2]



**A. CLASSIFICATION OF SUBJECT MATTER*****H01L 21/66(2006.01)i, G01R 31/28(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC : as above

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility Models and application for Utility Models since 1975

Japanese Utility models and applications for Utility Models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS(KIPO internal) "semiconductor", "test"

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

| Category* | Citation of document, with indication, where appropriate, of the relevant passages       | Relevant to claim No. |
|-----------|------------------------------------------------------------------------------------------|-----------------------|
| A         | JP2007-263575 A(KAWASAKI MICROELECTRONICS KK) 11 OCTOBER 2007<br>See all document        | 1-7                   |
| A         | JP2008-164364 A(FUJI ELECTRIC DEVICE TECHNOLOGY CO LTD) 17 JULY 2008<br>See all document | 1-7                   |
| A         | KR10-2006-0013828 A(SAMSUNG ELECTRONICS CO., LTD) 14 FEBRUARY 2006<br>See all document   | 1-7                   |



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

29 JANUARY 2009 (29.01.2009)

Date of mailing of the international search report

**29 JANUARY 2009 (29.01.2009)**

Name and mailing address of the ISA/KR


Korean Intellectual Property Office  
Government Complex-Daejeon, 139 Seonsa-ro, Seo-  
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM Jung Min

Telephone No. 82-42-481-8358



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/KR2008/006757**

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|-------------------------------------------|---------------------|----------------------------|---------------------|
| JP 2007-263575 A                          | 11.10.2007          | None                       |                     |
| JP 2008-164364 A                          | 17.07.2008          | None                       |                     |
| KR 10-2006-0013828 A                      | 14.02.2006          | DE 102005038452 A1         | 23.02.2006          |
|                                           |                     | JP 2006-054450 A           | 23.02.2006          |
|                                           |                     | US 2006-028227 A1          | 09.02.2006          |