



(51) International Patent Classification:
G02F 1/1345 (2006.01)

(21) International Application Number:
PCT/CN2018/091025

(22) International Filing Date:
13 June 2018 (13.06.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
201710979875.4 19 October 2017 (19.10.2017) CN

(71) Applicants: **BOE TECHNOLOGY GROUP CO., LTD.** [CN/CN]; No.10 Jiuxianqiao Rd., Chaoyang District, Beijing 100015 (CN). **ORDOS YUANSHEG OPTOELECTRONICS CO., LTD.** [CN/CN]; Ordos Equipment Manufacturing Base, Dongsheng District, Ordos, Inner Mongolia 017020 (CN).

(72) Inventors: **LUO, Peng**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **CUI, Xinchao**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **ZHONG, Delong**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **WANG, Zhiqiang**; No.9 Dize Rd., BDA, Beijing 100176 (CN).

(74) Agent: **TEE&HOWE INTELLECTUAL PROPERTY ATTORNEYS**; CHEN, Yuan, 10th Floor, Tower D, Minsheng Financial Center, 28 Jianguomennei Avenue, Dongcheng District, Beijing 100005 (CN).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

(54) Title: ARRAY SUBSTRATE, METHOD OF FABRICATING ARRAY SUBSTRATE, DISPLAY DEVICE, AND METHOD OF FABRICATING DISPLAY DEVICE




FIG. 1

(57) Abstract: A display panel includes a display area and a peripheral area surrounding the display area. The peripheral area comprises a first area (1), a second area (2), a third area (3) opposite to the first area (1), and a fourth area (4) opposite to the second area (2). The display panel may further include a data driving integrated circuit (5) provided in the first area (1), a gate drive circuit (6) provided in the third area (3), and a plurality of signal transmission lines (22) arranged in at least one of the second area (2) and the fourth area (4). The configuration of the data driving integrated circuit (5) and the gate drive circuit (6) makes it possible to manufacture a display panel with a narrow bezel.

TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

**ARRAY SUBSTRATE, METHOD OF FABRICATING ARRAY SUBSTRATE, DISPLAY
DEVICE, AND METHOD OF FABRICATING DISPLAY DEVICE**

CROSS-REFERENCE TO RELATED APPLICATIONS

[1] This application claims the benefit of the filing date of Chinese Patent Application No. 201710979875.4 filed on October 19, 2017, the entire disclosure of which is hereby incorporated by reference.

TECHNICAL FIELD

[2] The present disclosure generally relates to the field of display technology, and in particular, to a display panel and a display device.

BACKGROUND

[3] A current trend in the field of display technology is a “narrow bezel” or even a “bezel-less” display. A conventional display device (for example, an organic light emitting diode (OLED) display device) may comprise an array substrate that comprises a display region and a periphery region surrounding the display region. The display region is provided with a plurality of pixel structures, whereas the periphery region is provided with a plurality of lines for loading drive signals to individual pixel structures. The width of the periphery region constitutes the “bezel.” In order to reduce the width of the bezel, the “gate on array” (GOA) technology has been proposed, where a gate drive circuit is formed in the periphery region of the array substrate.

BRIEF SUMMARY

[4] One embodiment of the present disclosure is a display panel. The display panel may comprise a display area; and a peripheral area surrounding the display area, the peripheral area comprising a first area, a second area, a third area opposite to the first area, and a fourth area opposite to the second area. The display panel may further comprise a data driving integrated circuit provided in the first area, a gate drive circuit provided in the third area, and a plurality of signal transmission lines arranged in at least one of the second area and the fourth area. The plurality of signal transmission lines may extend in a first direction, and may be electrically connected to the gate drive circuit and configured to provide time sequence signals to the gate drive circuit.

- [5] In at least some embodiments, the display panel may further comprise a plurality of gate connecting lines arranged in the display area and extending in the first direction, and a plurality of gate lines arranged in the display area and extending in a second direction. The first direction and the second direction may be substantially perpendicular to each other.
- [6] In at least some embodiments, the display panel may further comprise a substrate, a light shielding layer provided on one side of the substrate, a buffer layer provided on a side of the light shielding layer opposite from the substrate, a gate insulating layer provided on a side of the buffer layer opposite from the substrate, and at least one through-hole extending through the buffer layer and the gate insulating layer. The plurality of signal transmission lines may be provided in a same layer as the light shielding layer. A plurality of gate lines may be provided on a side of the gate insulating layer opposite from the substrate. The plurality of gate lines may be electrically connected to the plurality of signal transmission lines through the at least one through-hole.
- [7] In at least some embodiments, the display panel may further comprise a plurality of switches, the number of switches satisfying the relationship $N \times S$, with N being a number of output terminals in the gate drive circuit, S being a number of gate connecting lines connected to one of the plurality of output terminals, and N and S each being a positive integer equal to or greater than 1. In at least some embodiments, each of the plurality of switches may comprise a first end and a second end. The first end of each of the plurality of switches may be electrically connected to at least one of the plurality of gate connecting lines. The second end of each of the plurality of switches may be electrically connected to an output terminal of the gate drive circuit that is connected to the at least one of the plurality of gate connecting lines.
- [8] In at least some embodiments, the display panel may comprise an array of pixels. The display panel may comprise a same number of gate connecting lines as a number of rows in the array of pixels. Each of the gate connecting lines may be electrically connected to one of the rows in the array of pixels.
- [9] In at least some embodiments, each of the plurality of switches may comprise a plurality of transistors. The display panel may further comprise a reset unit configured to perform a reset operation to at least one of (i) a gate connecting line connected to a $(n+1)$ -th switch when a n -th switch is turned on and (ii) a gate connecting line connected to a $(N \times S)$ -th switch when

a first of the plurality of transistors in a switch is turned on, with n being a value that is smaller than a positive integer of $(N \times S)$.

[10] In at least some embodiments, the reset unit may comprise a plurality of transistors, the number of transistors in the reset unit being the same as the number of switches in the display panel.

[11] In at least some embodiments, each of the plurality of transistors of the reset unit may comprise a gate electrode, a source electrode, and a drain electrode. The gate electrode of an n -th transistor in the reset unit may be electrically connected to a first end of the corresponding n -th switch. The source electrode of the n -th transistor in the reset unit may be electrically connected to a predetermined voltage signal. The drain electrode of the n -th transistor may be electrically connected to a first end of the $(n+1)$ -th switch.

[12] In at least some embodiments, the drain electrode of the first transistor in the reset unit may be electrically connected to a first end of the $(N \times S)$ -th transistor.

[13] Another embodiment of the present disclosure is a display device. The display device may comprise a display panel as described above.

BRIEF DESCRIPTION OF THE DRAWINGS

[14] The subject matter that is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the present disclosure are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

[15] FIG. 1 shows a schematic diagram of a display panel according to an embodiment of the present disclosure;

[16] FIG. 2 shows a wiring diagram of a display panel according to an embodiment of the present disclosure;

[17] FIG. 3 shows a schematic cross-sectional view of the display panel illustrated in FIG. 2 along the line A-A;

[18] FIG. 4 shows a schematic cross-sectional view of the display panel illustrated in FIG. 2 along the line C-C;

[19] FIG. 5 shows a blown-up diagram of the dashed-line portion of the wiring diagram illustrated in FIG. 2;

[20] FIGS. 6 and 7 show schematic diagrams illustrating a connection between an output terminal and a signal transmission line according to embodiments of the present disclosure; and

[21] FIG. 8 shows a waveform diagram illustrating a time sequence signal according to an embodiment of the present disclosure.

[22] The various features of the drawings are not to scale as the illustrations are for clarity in facilitating one skilled in the art in understanding the invention in conjunction with the detailed description.

DETAILED DESCRIPTION

[23] Next, the embodiments of the present disclosure will be described clearly and concretely in conjunction with the accompanying drawings, which are described briefly above. The subject matter of the present disclosure is described with specificity to meet statutory requirements. However, the description itself is not intended to limit the scope of this disclosure. Rather, the inventors contemplate that the claimed subject matter might also be embodied in other ways, to include different steps or elements similar to the ones described in this document, in conjunction with other present or future technologies.

[24] While the present technology has been described in connection with the embodiments of the various figures, it is to be understood that other similar embodiments may be used or modifications and additions may be made to the described embodiments for performing the same function as the present technology without deviating therefrom. Therefore, the present technology should not be limited to any single embodiment, but rather should be construed in breadth and scope in accordance with the appended claims. In addition, all other embodiments obtained by one of ordinary skill in the art based on embodiments described in this document are considered to be within the scope of this disclosure.

[25] A current trend in the field of display technology is a “narrow bezel” or even a “bezel-less” display. A conventional display device (for example, an organic light emitting diode (OLED) display device) may comprise an array substrate that comprises a display region and a periphery region surrounding the display region. The display region is provided with a

1 plurality of pixel structures, whereas the periphery region is provided with a plurality of lines
2 for loading drive signals to individual pixel structures. The width of the periphery region
3 constitutes the “bezel.” In order to reduce the width of the bezel, the “gate on array” (GOA)
4 technology has been proposed, where a gate drive circuit is formed in the periphery region of
5 the array substrate. However, conventional techniques for integrating the gate driving circuit
6 onto the display panel make it difficult to reduce the amount of wiring in the display panel
7 frame. The wirings still occupy a certain width, so as to limit the ability of conventional
8 techniques to reduce the width of the display panel bezel. Therefore, there is a need to
9 address the technical problem of further reducing the bezel width of a display panel.

10 [26] Embodiments of the present disclosure arrange the data driving integrated circuit and the
11 gate drive circuit on opposite sides of a display panel, so that the number of components (for
12 example, the gate and data lines) that need to be installed in the remaining sides of the
13 display panel can be reduced and the width of the bezel corresponding to those remaining
14 sides of the display panel can be narrowed. This makes it possible to realize a display panel
15 with a narrow bezel.

16 [27] FIG. 1 shows a schematic diagram of a display panel according to an embodiment of the
17 present disclosure. A display panel according to the present disclosure may be integrated into
18 any display apparatus, including, but not limited to, a mobile phone, a tablet, a television, a
19 computer, a display, a notebook computer, a digital photo frame, a navigation system, and
20 any other products or components that provide a display function.

21 [28] As shown in FIG. 1, a display panel according to the present disclosure comprises a
22 display area AA and a peripheral area PA surrounding the display area AA. The peripheral
23 area PA includes a first area 1, a second area 2, a third area 3, and a fourth area 4. A data
24 driving integrated circuit 5 is provided in one area of the peripheral area (for example, the
25 first area 1 in the embodiment illustrated in FIG. 1) of the display panel. A gate drive circuit
26 6 is provided in an area of the peripheral area that is opposite from the data driving integrated
27 circuit 5 (for example, the third area 3 in the embodiment illustrated in FIG. 1).

28 [29] The gate drive circuit 6 may be manufactured according to any suitable process known to
29 a person of ordinary skill in the art, including the gate of array (GOA) technique.

1 [30] A plurality of signal transmission lines (22 in FIG. 5) are arranged in at least one of the
2 remaining areas of the periphery area of the display panel (for example, in at least one of the
3 second area 2 and the fourth area 4 in the embodiment illustrated in FIG. 1). The signal
4 transmission lines 22 are arranged in a direction parallel to the second area 2 and/or the
5 fourth area 4 of the display panel. The signal transmission lines 22 are configured to
6 electrically connect to the gate drive circuit 6, and to provide time sequence signals to the
7 gate drive circuit 6. More particularly, each signal transmission line 22 comprises a first
8 component configured to transmit time sequence signals to the gate drive circuit 6, and a
9 second component configured to transmit signals to a switch.

10 [31] It is understood that additional components and/or accessories may be provided within a
11 display panel of the present disclosure without departing from the spirit and scope of the
12 present disclosure. A person of ordinary skill in the art would readily appreciate that the
13 configuration of a display panel is not limited to the embodiments shown in the figures, and a
14 display panel may include any additional components that are typically found in a display
15 panel and/or that are provided according to any particular purpose for which the display
16 panel is intended. For example, in some embodiments, the display panel may further
17 comprise a flexible circuit board electrically connected to the data driving integrated circuit 5;
18 an electrostatic discharge unit; a fan-out unit provided between the data driving integrated
19 circuit 5 and the first area 1; a cell test data line (CTD), and/or a data selector (MUX,
20 Multiplexer). The display panel may also include a cell test VCOM signal line (CT VCOM)
21 provided on a side of the source of the gate drive circuit 6 that is opposite from the third area
22 3, a touch metal wire electrostatic discharge unit (TX ESD unit), and/or a gate drive circuit
23 electrostatic discharge unit (GOA ESD unit).

24 [32] In a display panel according to the present disclosure, the data driving integrated circuit 5
25 and the gate drive circuit 6 are provided on opposite portions of the display panel (for
26 example, on the first area 1 and the third area 3, respectively, in the embodiment illustrated in
27 FIG. 1). This configuration of the data driving integrated circuit 5 and the gate drive circuit 6
28 makes it possible to reduce the need to install wiring and/or other components in the
29 remaining two areas of the display panel (for example, the second area 2 and the fourth area
30 4 in the embodiment illustrated in FIG. 1), so as to effectively reduce the widths of those two

1 areas of the display panel. This in turn makes it possible to significantly reduce the width of
2 the bezel of the display panel.

3 [33] FIG. 2 shows a wiring diagram of a display panel according to an embodiment of the
4 present disclosure. FIG. 3 shows a schematic cross-sectional view of the display panel
5 illustrated in FIG. 2 along the line A-A. FIG. 4 shows a schematic cross-sectional view of the
6 display panel illustrated in FIG. 2 along the line C-C.

7 [34] As shown in FIGS. 3 and 4, a display panel according to the present disclosure also
8 includes a substrate 10, a light shielding layer 11 provided on one side of the substrate 10,
9 and at least one gate connecting line 12 provided in the same layer as the light shielding layer
10 11. The gate connecting line 12 is configured to transmit gate driving signals from the gate
11 drive circuit 6 to the gate line 15, so as to enable control of the transistor corresponding to
12 each individual pixel in the display panel (for example, as shown in FIG. 2). In some
13 embodiments, providing the gate connecting line 12 in the same layer as the light shielding
14 layer 11 makes it possible for the gate drive circuit 6 to transmit gate driving signals to the
15 gate line 15 through the gate connecting line 12, which drives the gate electrode and
16 performs sequential scanning of each of the pixel rows in the display panel. In some
17 embodiments, the gate connecting line 12 is arranged in a direction parallel to the signal
18 transmission lines (22 in FIG. 5) provided in the periphery area of the display panel.

19 [35] A buffer layer 13 may be provided on a side of the gate connecting line 12 opposite from
20 the substrate 10. In some embodiments, the buffer layer 13 covers at least a portion of the
21 gate connecting line 12 and at least a portion of the substrate 10. A gate insulating layer 14
22 may be provided on a side on the buffer layer 13 opposite from the substrate 10. At least one
23 gate line 15 is provided on a side of the gate insulating layer 14 opposite from the substrate
24 10. At least one through-hole 16 extends through the gate insulating layer 14 and the buffer
25 layer 13. The gate line 15 is electrically connected to the gate connecting line 12 via the
26 through-hole 16. In some embodiments, the gate line 15 is arranged in a direction
27 perpendicular to the signal transmission lines (22 in FIG. 5) provided in the periphery area of
28 the display panel.

29 [36] FIG. 3 shows a schematic cross-sectional view of the display panel illustrated in FIG. 2
30 along the line A-A. As shown in FIG. 3, the display panel may also include an active layer 17

provided on a side of the buffer layer 13 opposite from the substrate 10. A gate electrode 19 may be provided on a side of the gate insulating layer 14 opposite from the substrate 10. The gate electrode 19 may be configured to be electrically connected to the gate line 15. A passivation layer 18 may be provided on a side of the gate electrode 19 opposite from the substrate. A source electrode 20 and a drain electrode 21 may be provided on a side of the passivation layer 18 opposite from the substrate 10. At least one through-hole may be provided that extends through passivation layer 18 and at least a portion of the gate insulating layer 14. The source electrode 20 and the drain electrode 21 may be electrically connected to the active layer 17 via the through-hole in the passivation layer 18 and the gate insulating layer 14.

[37] FIG. 4 shows a schematic cross-sectional view of the display panel illustrated in FIG. 2 along the line C-C. As shown in FIG. 4, the gate line 15 may be arranged in a direction that is parallel to the first area 1 and the third area 3 of the display panel illustrated in FIG. 2. The gate connecting line 12 may be arranged in a direction that is perpendicular to the gate line 15, and electrically connected to the gate line 15 via the through-hole 16. The gate connecting line 12 is configured to transmit gate driving signals from the gate drive circuit 6 to the gate line 15, so as to enable control of the transistor corresponding to each individual pixel in the display panel (for example, as shown in FIG. 2). In some embodiments, providing the gate connecting line 12 in the same layer as the light shielding layer 11 makes it possible for the gate drive circuit 6 to transmit gate driving signals to the gate line 15 through the gate connecting line 12, which drives the gate electrode and performs sequential scanning of each of the pixel rows in the display panel.

[38] In some embodiments, the display panel may include an array having M rows and N columns of pixels, with M and N each being an integer greater than 1. M signal transmission lines 22 are provided for M rows of pixels, and each signal transmission line 22 is electrically connected to a corresponding gate line servicing one of the M rows of pixels. Electrically connecting each signal transmission line 22 with a corresponding gate line servicing one of the pixel rows makes it possible to transmit gate driving signal along one signal transmission line 22 to one gate line 15, so as to enable sequential scanning of each of the pixel rows in the display panel.

[39] In some embodiments, for an array substrate containing N columns of pixels, the array may be subdivided into regions containing N columns and/or M rows of pixels, and a signal transmission line 22 is provided for each region. This configuration makes it possible to uniformly distribute the signal transmission lines 22 in the array substrate, so as to simplify the design and construction of the wiring process.

[40] For example, FIG. 2 shows a wiring diagram of a display panel according to an embodiment of the present disclosure. As shown in FIG. 2, each pixel may be a red pixel (R), a green pixel (G), or a blue pixel (B). In the array substrate shown in FIG. 2, the array is subdivided so that the ratio of the number of rows of pixels (M) to the number of columns (N) is 2 to 1. In that case, each column of pixels may be provided with two (2) gate connecting lines 12. As shown in FIG. 2, a first gate connecting line 12 is provided on one side of each column of red (R) pixels, and a second gate connecting line 12 is provided between each column of green (G) pixels and each column of blue (B) pixels. The gate connecting lines 12 are electrically connected to the gate lines 15 via the through-holes 16. There are no particular limitations on the configuration and arrangement of the gate connecting lines 12, and the gate connecting lines 12 may be arranged in any suitable manner known to a person of ordinary skill in the art, for example, depending on the intended purpose of the display panel.

[41] In some embodiments (for example, as shown in FIG. 1), the display panel is rectangular. The first area 1 and the second area 2 form a right angle of the rectangle, and the length of the first area 1 is shorter than the length of the second area 2. Similarly, the third area 3 and the fourth area 4 form another right angle of the rectangle, and the length of the third area 3 is shorter than the length of the fourth area 4. The first and third areas 1, 3 are on opposite sides of the rectangle from each other. Each row of pixels is arranged in a direction parallel to the first area 1 (and the third area 3).

[42] The gate drive circuit 6 includes a plurality of output terminals (Out_1 and Out_N in FIG. 5). For the purpose of illustration, the gate drive circuit 6 includes N output terminals electrically connected to S gate connecting lines 12. N and S are each a positive integer greater than 1.

[43] In the embodiment of the display panel illustrated in FIG. 1, the gate drive circuit 6 is provided on the third area 3, that is, on an area of the display panel having the shorter length, and each row of pixels is arranged in a direction parallel to the shorter third area 3. This results in the number of output terminals on the gate drive circuit 6 generally being smaller than the number (M) of signal transmission lines 22, because the length of the portion of the display panel on which the gate drive circuit 6 is provided affects the number of output terminals that can be installed. By electrically connecting each output terminal to S gate connecting lines 12, the present disclosure makes it possible to ensure that each signal transmission line 22 receives the gate driving signals from the gate drive circuit 6, so as to greatly improve the driving of each pixel's transistors.

[44] In some embodiments, the display panel may further include a plurality of switches. A switch may be implemented with a plurality of transistors. For example, the display panel may include $S \times N$ switches. Each switch comprises a first end, a second end, and a third end. The first end of a switch is electrically connected to a signal transmission line 22, which is in turn connected to an output terminal of the gate drive circuit. This output terminal is electrically connected to the second end of the switch 7.

[45] The display panel may further include a timing control unit. The timing control unit is configured to be electrically connected to the third end of a switch 7, and to generate time sequence signals for controlling the turning on and off of each output terminal and each of the S gate connecting line 12 that is connected to the output terminal.

[46] FIG. 5 shows a blown-up diagram of the dashed-line portion of the wiring diagram illustrated in FIG. 2, illustrating a connection between an output terminal (Out_1, Out_N) and a gate connecting line 12 according to an embodiment of the present disclosure. As shown in FIG. 5, X (number of signal transmission lines 22 connected to an output terminal) is 4, and there are N output terminals (OUT_1, OUT_2... OUT_N). As an illustrative example, OUT_1 is electrically connected to four (4) switches 7, each of the four switches 7 being electrically connected to a timing control unit 8. The timing control unit 8 transmits a time sequence signal, via a signal transmission line 22, to each switch 7, in order to turn ON or OFF the switch 7. When the switch 7 is turned ON, OUT_1 is configured to transmit gate drive signals along the gate connecting lines 12. Each output terminal is thus configured to

1 sequentially transmit gate drive signals along S gate connecting lines 12, and to control
2 sequential driving of the pixels.

3 [47] In some embodiments, the display panel may further include a reset unit. When the
4 $(n+1)^{\text{th}}$ switch 7 is turned on, the reset unit is configured to reset the signal transmission line
5 22 electrically connected to the n^{th} switch 7. When the first transistor in a switch 7 is turned
6 ON, the reset unit is configured to reset the signal transmission line 22 electrically connected
7 to the $(S \times N)^{\text{th}}$ switch. The value of n may be smaller than a positive integer of $(S \times N)$.

8 [48] FIG. 6 shows a schematic diagram illustrating a connection between an output terminal
9 and a gate connecting line 12 according to another embodiment of the present disclosure. As
10 shown in FIG. 6, the gate drive circuit 6 may be provided in an area of the peripheral area PA
11 of the display panel opposite from the reset unit 9 (for example, in FIG. 6, the gate drive
12 circuit 6 may be provided in third area 3 of the peripheral area PA, and the reset unit 9 may
13 be provided in the first area 1 of the peripheral area PA). As shown in FIG. 9, a reset unit 9 is
14 electrically connected to each switch 7. As an example, when the second switch is turned ON,
15 the reset unit 9 is configured to reset the signal transmission line 22 electrically connected to
16 the first switch. More generally, during scanning of the rows of pixels, when a particular row
17 of pixels is turned ON, the previous row of pixels is turned OFF, and when the first row of
18 pixels in a new frame is being scanned, the last row of pixels in the previous frame is turned
19 OFF. This configuration of the display panel enables the sequential scanning of the rows of
20 pixels.

21 [49] The reset unit 9 may include a plurality of transistors. Each transistor comprises a gate
22 electrode, a source electrode, and a drain electrode. In some embodiments, the reset unit 9
23 includes the same number of transistors as the number of switches in the gate drive circuit 6.
24 More particularly, the reset unit 9 may include $S \times N$ transistors. The gate electrode of the n^{th}
25 transistor is electrically connected to the first end of the n^{th} switch. The source electrode of
26 the n^{th} transistor is electrically connected to a predetermined voltage signal (for example, a
27 low voltage signal (VGL)). The drain electrode of the n^{th} transistor is electrically connected
28 to the first end of the $(n+1)^{\text{th}}$ switch. In addition, the drain electrode of the first of the
29 plurality of transistors 90 is electrically connected to the first end of the $(S \times N)^{\text{th}}$ transistor.

[50] FIG. 7 shows a schematic diagram illustrating a connection between an output terminal and a gate connecting line 12 according to an embodiment of the present disclosure. As shown in FIG. 7, the switch 7 is composed of a plurality of transistors, and the reset unit 9 includes $S \times N$ transistors 90. The gate electrode of the n^{th} transistor is electrically connected to the first end of the n^{th} switch (for example, a drain electrode). The source electrode of the n^{th} transistor is electrically connected to a predetermined voltage signal (for example, a low voltage signal (VGL)). The drain electrode of the n^{th} transistor is electrically connected to the first end of the $(n+1)^{\text{th}}$ switch. More particularly, the drain electrode of the first transistor is electrically connected to the first end of the $(S \times N)^{\text{th}}$ switch. As shown in FIG. 7, the gate drive circuit 6 may be provided in an area of the peripheral area PA of the display panel opposite from the reset unit 9 comprising the transistors 90 (for example, in FIG. 7, the gate drive circuit 6 may be provided in third area 3 of the peripheral area PA, and the reset unit 9 may be provided in the first area 1 of the peripheral area PA).

[51] FIG. 8 shows a waveform diagram illustrating a time sequence signal according to an embodiment of the present disclosure. As shown in FIG. 8, a first timing control line L1 is connected to the first switch in a set of four (4) switches. A second timing control line L2 is connected to the second switch in a set of four (4) switches. A third timing control line L3 is connected to the third switch in a set of four (4) switches. A fourth timing control line L4 is connected to the fourth switch in a set of four (4) switches. High-voltage signals are transmitted to each of the four timing control lines L1, L2, L3, L4, and the timing of the high-voltage signals transmitted to different timing control lines does not overlap. Each high-voltage signal on each timing control line occupies 1/4 of a cycle.

[52] As shown in FIGS. 7 and 8, when the $(n+1)^{\text{th}}$ switch is turned ON, the $(n+1)^{\text{th}}$ transistor is also turned ON, and low-voltage signal is transmitted to the first end of the n^{th} switch, so that the signal transmission line 22 corresponding to the n^{th} switch becomes low voltage. When the first transistor of the switch is turned ON, the first transistor of the reset unit is turned ON, low-voltage signal is transmitted to the first end of the $(S \times N)^{\text{th}}$ switch, so that the signal transmission line corresponding to the $(S \times N)^{\text{th}}$ switch becomes low voltage.

[53] During scanning of the rows of pixels, a display panel according to the present disclosure is configured to turn ON a row of pixels and turn OFF the previous row of pixels, and turn

1 ON the first row of pixels in a new frame and turn OFF the last row of pixels in the previous
2 frame. This configuration of the display panel enables the sequential scanning of the rows of
3 pixels.

4 **[54]** In some embodiments, the display panel may include a touch metal line, a red pixel data
5 line, a green pixel data line, and/or a blue pixel data line. The signal transmission lines are
6 provided on a portion of the substrate that directly corresponds to the touch metal line, the
7 red pixel data line, the green pixel data line, and/or the blue pixel data line.

8 **[55]** The touch metal line, the red pixel data line, the green pixel data line, and the blue pixel
9 data line may shield light emitted by the display panel. Arranging the signal transmission
10 lines on a portion of the substrate that directly corresponds to the touch metal line, the red
11 pixel data line, the green pixel data line, and/or the blue pixel data line prevents the touch
12 metal line, the red pixel data line, the green pixel data line, and/or the blue pixel data from
13 causing excessive light shielding and reducing the transparency of the display panel.

14 **[56]** The present disclosure also provides a display device. The display device may be any
15 device known to a person of ordinary skill in the art, including, but not limited to, a mobile
16 phone, a tablet, a television, a computer, a display, a notebook computer, a digital photo
17 frame, a navigation system, and any other products or components that provide a display
18 function.

19 **[57]** It should be appreciated that changes could be made to the embodiments described above
20 without departing from the inventive concepts thereof. It should be understood, therefore,
21 that this invention is not limited to the particular embodiments disclosed, but it is intended to
22 cover modifications within the spirit and scope of the present invention as defined by the
23 appended claims.

CLAIMS

What is claimed is:

1. A display panel, comprising:
 - a display area; and
 - a peripheral area surrounding the display area, the peripheral area comprising a first area, a second area, a third area opposite to the first area, and a fourth area opposite to the second area, wherein the display panel further comprises:
 - a data driving integrated circuit provided in the first area;
 - a gate drive circuit provided in the third area; and
 - a plurality of signal transmission lines arranged in at least one of the second area and the fourth area,
 - wherein the plurality of signal transmission lines extend in a first direction, and are electrically connected to the gate drive circuit and configured to provide time sequence signals to the gate drive circuit.
2. The display panel according to claim 1, further comprising:
 - a plurality of gate connecting lines arranged in the display area and extending in the first direction; and
 - a plurality of gate lines arranged in the display area and extending in a second direction, wherein the first direction and the second direction are substantially perpendicular to each other.
3. The display panel according to any of the preceding claims, further comprising:
 - a substrate;
 - a light shielding layer provided on one side of the substrate;
 - a buffer layer provided on a side of the light shielding layer opposite from the substrate;
 - a gate insulating layer provided on a side of the buffer layer opposite from the substrate;and
 - at least one through-hole extending through the buffer layer and the gate insulating layer, wherein the plurality of signal transmission lines are provided in a same layer as the light shielding layer,

1 wherein a plurality of gate lines are provided on a side of the gate insulating layer
2 opposite from the substrate, and

3 wherein the plurality of gate lines are electrically connected to the plurality of signal
4 transmission lines through the at least one through-hole.

5 4. The display panel according to any of the preceding claims, wherein the gate drive
6 circuit comprises a plurality of output terminals, each output terminal being connected to at least
7 a portion of the plurality of gate connecting lines.

8 5. The display panel according to any of the preceding claims,
9 wherein the display panel further comprises a plurality of switches, the number of
10 switches satisfying the relationship $N \times S$, with N being a number of output terminals in the gate
11 drive circuit, S being a number of gate connecting lines connected to one of the plurality of
12 output terminals, and N and S each being a positive integer equal to or greater than 1.

13 6. The display panel according to claim 5,
14 wherein each of the plurality of switches comprises a first end and a second end,
15 wherein the first end of each of the plurality of switches is electrically connected to at
16 least one of the plurality of gate connecting lines, and

17 wherein the second end of each of the plurality of switches is electrically connected to an
18 output terminal of the gate drive circuit that is connected to the at least one of the plurality of
19 gate connecting lines.

20 7. The display panel according to any of the preceding claims,
21 wherein the display panel comprises an array of pixels,
22 wherein the display panel comprises a same number of gate connecting lines as a number
23 of rows in the array of pixels, and

24 wherein each of the gate connecting lines is electrically connected to one of the rows in
25 the array of pixels.

26 8. The display panel according to claim 5,
27 wherein each of the plurality of switches comprises a plurality of transistors, and
28 wherein the display panel further comprises a reset unit configured to perform a reset
29 operation to at least one of (i) a gate connecting line connected to a $(n+1)$ -th switch when a n -th
30 switch is turned on and (ii) a gate connecting line connected to a $(N \times S)$ -th switch when a first of

1 the plurality of transistors in a switch is turned on, with n being a value that is smaller than a
2 positive integer of $(N \times S)$.

3 9. The display panel according to claim 8, wherein the reset unit comprises a plurality of
4 transistors, the number of transistors in the reset unit being the same as the number of switches in
5 the display panel.

6 10. The display panel according to claim 9,
7 wherein each of the plurality of transistors of the reset unit comprises a gate electrode, a
8 source electrode, and a drain electrode,

9 wherein the gate electrode of an n -th transistor in the reset unit is electrically connected
10 to a first end of the corresponding n -th switch,

11 wherein the source electrode of the n -th transistor in the reset unit is electrically
12 connected to a predetermined voltage signal, and

13 wherein the drain electrode of the n -th transistor is electrically connected to a first end of
14 the $(n+1)$ -th switch.

15 11. The display panel according to claim 10, wherein the drain electrode of the first
16 transistor in the reset unit is electrically connected to a first end of the $(N \times S)$ -th transistor.

17 12. A display device, comprising the display panel according to any one of claims 1 to 11.




FIG. 1




FIG. 2

3/8




FIG. 3

4/8




FIG. 4




FIG. 5




FIG. 6




FIG. 7

8/8




FIG. 8

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2018/091025

A. CLASSIFICATION OF SUBJECT MATTER

G02F 1/1345(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G02F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

CNKI,CNPAT,EPODOC,WPI: BOE,display+,LCD?,circuit?,IC?,PCB?,PWB?,driv+,sid+, lateral,flank,edge,periphery, peripheries,peripheral,slim,narrow+ 1d boarder?, frame?,bezel

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP H08334740 A (MATSUSHITA ELECTRIC IND. CO., LTD.) 17 December 1996 (1996-12-17) description, paragraphs [0013]-[0024] and figures 1-3	1-12
PX	CN 107632474 A (BOE TECHNOLOGY GROUP CO., LTD. ET AL.) 26 January 2018 (2018-01-26) description, paragraphs [0043]-[0085] and figures 1-8	1-12
A	US 2007200993 A1 (SANYO EPSON IMAGING DEVICES CO.) 30 August 2007 (2007-08-30) the whole document	1-12
A	CN 105206232 A (KUNSHAN LONGTENG PHOTOELECTRICITY LTD.) 30 December 2015 (2015-12-30) the whole document	1-12
A	CN 104409037 A (XIAMEN TIANMA MICRO ELECTRONICS CO., LTD. ET AL.) 11 March 2015 (2015-03-11) the whole document	1-12

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search

09 August 2018

Date of mailing of the international search report

31 August 2018

Name and mailing address of the ISA/CN

STATE INTELLECTUAL PROPERTY OFFICE OF THE
P.R.CHINA
6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing
100088
China

Authorized officer

CHEN, Lin

Facsimile No. (86-10)62019451

Telephone No. 86-(10)-53962360

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2018/091025

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
JP	H08334740	A	17 December 1996	None			
CN	107632474	A	26 January 2018	None			
US	2007200993	A1	30 August 2007	JP	4725358	B2	13 July 2011
				US	8031314	B2	04 October 2011
				JP	2007225953	A	06 September 2007
CN	105206232	A	30 December 2015	None			
CN	104409037	A	11 March 2015	CN	104409037	B	28 July 2017