

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 November 2006 (02.11.2006)

PCT

(10) International Publication Number
WO 2006/115473 A1

(51) International Patent Classification:
H02M 3/335 (2006.01)

(21) International Application Number:
PCT/US2005/013552

(22) International Filing Date: 21 April 2005 (21.04.2005)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **SEMI-CONDUCTOR COMPONENTS INDUSTRIES, L.L.C.**
[US/US]; 5005 E. McDowell Road - A700, Phoenix, AZ 85008 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **CYR, Nicolas**
[FR/FR]; Le Parayre, 31470 Sainte-Foy de Peyrolieres (FR).

(74) Agents: **JACKSON, Kevin, B.** et al.; Patent Administration - A700, P.O. Box 62890, Phoenix, AZ 85082-2890 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv))

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: POWER SUPPLY CONTROL METHOD AND STRUCTURE THEREFOR



(57) Abstract: In an embodiment, a power supply system is configured to use a linear regulator to form a regulated voltage during a standby mode and to use the regulated voltage to form another regulated voltage.

POWER SUPPLY CONTROL METHOD AND STRUCTURE THEREFOR

Background of the Invention

5 The present invention relates, in general, to electronics, and more particularly, to methods of forming power supply systems and structures.

 In the past, the electronics industry utilized various methods and structures to form power supplies that had
10 multiple output voltages. In most cases, a transformer and with multiple secondary windings was used to provide the multiple output voltages. For example in applications such as a television, it was desirable to have a high voltage output that was used for the visual display portion and a
15 lower voltage output that was used for control elements or control logic. It was also desirable to have a standby mode that reduced the voltage on the high voltage output maintained the voltage on the low voltage output so that the control logic operated. One example of such a power
20 supply system was disclosed in United States patent number 4,688,159 issued to Antonius Marinus on August 18, 1987. One problem with these prior power supply systems was that control circuitry was required to control the semiconductor switches used for the different operating modes of the
25 system. Additionally, it was difficult to have smooth transitions between the different modes.

 Another configuration used a linear regulator connected to one of the high voltage winding. One problem with these prior power supply systems was that if the
30 linear regulator failed it was possible to overheat or damage at least some of the power supply system. In order to reduce the damage, current limiting protection resistors were added to protect the power transistors. However, the current limiting protection resistors cause higher power
35 dissipation in the standby operating mode. Additionally,

the protection resistors also limited the minimum voltage to which the output could be reduced which also increased power dissipation. Another way to minimize the damage was to connect the linear regulator to a lower voltage winding, but this also increases the standby power dissipation.

Accordingly, it is desirable to have a power supply system that operates in a standby mode with reduced power dissipation, and that can reduce the value of the high voltage output.

10

Brief Description of the Drawing

The sole Figure schematically illustrates an embodiment of a portion of a power supply system in accordance with the present invention.

For simplicity and clarity of illustration, elements in the figures are not necessarily to scale, and the same reference numbers in different figures denote the same elements. Additionally, descriptions and details of well-known steps and elements are omitted for simplicity of the description. As used herein current carrying electrode means an element of a device that carries current through the device such as a source or a drain of an MOS transistor or an emitter or a collector of a bipolar transistor or a cathode or anode of a diode, and a control electrode means an element of the device that controls current through the device such as a gate of an MOS transistor or a base of a bipolar transistor. Although the devices are explained herein as certain N-channel or P-Channel devices, a person of ordinary skill in the art will appreciate that complementary devices are also possible in accordance with the present invention.

Detailed Description of the Drawings

The sole Figure schematically illustrates an embodiment of a portion of a power supply system 10 that

generates multiple output voltages. System 10 includes a transformer 11 that partitions system 10 into a primary side 16 and a secondary side 17. System 10 has two operating modes, a normal mode and a standby mode, that are selected by the state of a standby signal. The source of the standby signal is not shown in the sole Figure but may be a variety of sources depending on the application for system 10. For example, system 10 may be a power supply system of a television and the standby signal may be generated by a microprocessor or other control logic (not shown). Transformer 11 includes a primary winding 12, a first secondary winding or main secondary winding 13, and a second secondary winding or auxiliary secondary winding 14. Although two secondary windings are illustrated, those skilled in the art will appreciate that transformer 11 may have more than two secondary windings. Winding 13 generally functions as a main output and typically forms a first secondary voltage or secondary voltage between a first output 40 and a first return 41 of side 17. Second secondary winding 14 generally is used to supply a first auxiliary voltage or auxiliary voltage between an output 60 and a return 61 of side 17. The auxiliary voltage generally is a lower voltage value than the secondary voltage on output 40. For example, the auxiliary voltage may be used to power a microprocessor or other control logic while the secondary voltage from winding 13 may be used for a visual display device, such as a CRT, or other higher voltage device.

Primary side 16 typically receives power, such as a rectified dc voltage, between a power input terminal 18 and a power return terminal 19 that are coupled to primary winding 12. A first terminal of primary winding 12 generally is connected to terminal 18 to receive the input voltage and a second terminal of winding 12 is connected to a power switch or power transistor 21 that is utilized to

control the current flow through winding 12 and the energy coupled to windings 13 and 14. Transistor 21 is controlled by a primary side switching power supply controller 20 such as a pulse width modulated (PWM) controller or a quasi-
5 resonant controller. An optional current sense resistor 22 may be connected in series between transistor 21 and return terminal 19 in order to provide a current sense signal to controller 20 that is representative of the current flowing through transistor 21. An optical coupler 23 generally is
10 utilized to provide a primary side feedback (FB) signal or primary feedback (FB) to controller 20 in order to assist in regulating the voltages provided by system 10 as will be seen further hereinafter. Optical coupler 23 has an optical transistor 24 that provides the primary FB to
15 controller 20 and an optical emitter 25 that is connected in secondary side 17. Those skilled in the art will appreciate that the embodiment of coupler 23 is one example of a method of providing a feedback signal and that other well known embodiments may also be used.

20 Controller 20 generally includes an error amplifier 29, a PWM comparator 30, a clock generator or clock 31, a ramp generator or ramp 32, a PWM latch 33, and an output driver 34. Controller 20 receives the primary FB and forms a switching drive signal on an output 26 that is used to
25 control transistor 21 and regulate the value of the secondary voltage formed between output 40 and return 41. One example of a suitable implementation of controller 20 is disclosed in United States patent no. 5,859,786 issued to Hall et al on January 12, 1999. Those skilled in the art
30 will appreciate that the embodiment of controller 20 is one example of a method of forming the switching drive signal to regulate the secondary voltage and that other well known embodiments may also be used. For example, controller 20 may be a quasi-resonant controller instead of a fixed
35 frequency PWM controller.

Secondary side 17 includes a first output channel that is coupled to winding 13 and a second output channel that is coupled to second secondary winding 14. The first and second channels form the respective secondary voltage and auxiliary voltage as rectified dc voltages between
5 respective pairs of output 40 and return 41 and output 60 and return 61. The first output channel functions to form the secondary voltage between output 40 and return 41 and includes winding 13, a first blocking device such as a
10 diode 42, a filter capacitor 43, output 40 and return 41. Diode 42 receives the output voltage from terminal 35 of winding 13 and couples the output voltage to output 40. Diode 42 also prevents current flow from secondary side 17 into winding 13. Filter capacitor 43 filters the voltage
15 from diode 42 to minimize ripple in the secondary voltage. A resistor 44 is used to illustrate a load that may be powered by the secondary voltage. However the load is not limited to pure resistive loads. The second output channel functions to form the auxiliary voltage between output 60
20 and return 61 and includes winding 14, a second blocking device such as a diode 62, a filter capacitor 63, output 60 and return 61. Diode 62 receives the output voltage from winding 14 and couples the output voltage to output 60. Diode 62 also prevents current flow from secondary side 17
25 into winding 14. Filter capacitor 63 filters the voltage from diode 62 to minimize ripple in the auxiliary voltage. The turns-ratio of winding 12 to windings 13 and 14 influences the value of the voltages. Typically winding 14 has fewer turns than winding 13, thus, the value of the
30 secondary voltage typically is greater than the value of the auxiliary voltage. A feedback network is connected between output 40 and return 41 in order to form a secondary side feedback voltage or secondary feedback (FB) voltage that is representative of the value of the
35 secondary voltage between output 40 and return 41. In the

preferred embodiment, the feedback network includes a resistor divider that forms the value of the secondary FB voltage proportionally to the value of the secondary voltage. The resistor divider includes a resistor 46 that
5 is connected in series with a resistor 47 and coupled between output 40 and return 41. A feedback node 48 at a common connection between resistors 46 and 47 provides the secondary FB voltage.

Secondary side 17 also includes a feedback control
10 circuit 70, a secondary regulator 66, and a standby pre-regulator 53. Secondary regulator 66 generally is connected between output 60 and return 61 to receive the auxiliary voltage and form a first regulated output voltage or regulated voltage between a regulated output 67 and
15 return 61. Regulator 66 preferably is a linear voltage regulator and forms the value of the regulate voltage less than the value of the auxiliary voltage. Regulator may be implemented as any of a variety of well known regulator circuits. One example of a linear regulator circuit is
20 illustrated within the box denoted as regulator 66, however, the illustrated implementation is only one example of a suitable regulator implementation.

As will be seen further hereinafter, standby pre-regulator 53 is configured as a linear regulator that is
25 used during the standby mode to supply an input voltage to an input 68 of regulator 66 when the auxiliary voltage supplied by winding 14 is less than the minimum required input voltage for operating regulator 66. Standby pre-regulator 53 includes a blocking device, such as a diode
30 52, a pass transistor 54, and a voltage reference, such as a zener diode 55 and a biasing resistor 56. Pre-regulator 53 is coupled to receive the output voltage from terminal 35 of winding 13 and to form a regulated standby voltage on an output 57 of pre-regulator 53 that is coupled to output
35 60. Feedback control circuit 70 includes a biasing diode

71, optical emitter 25 of optical coupler 23, standby switch or transistor 73, resistor 49, and reference regulator 72. Reference regulator 72 may be a reference generator and shunt regulator, such as a TL431, that is well known to those skilled in the art. Reference generators and shut regulator devices such as the TL431 are available from a variety of manufacturers including ON Semiconductor of Phoenix Arizona.

When operating in the normal mode, the standby signal received by circuit 70 is high, thus, transistor 73 is enabled. Transistor 73 couples resistor 49 in parallel with resistor 47 to establish a proportionality ratio between the secondary voltage and the secondary FB voltage. The secondary FB voltage from node 48 is received by regulator 72. Regulator 72 has an internal reference voltage and forms an error signal output that is representative of the difference between the secondary FB voltage and the internal reference voltage of regulator 72. The value of the error signal on the output of regulator 72 controls the amount of current flowing from output 60 through diode 71 and optical emitter 25, thus, the primary FB value received by controller 20. As the value of the secondary FB voltage increases above the value of the reference voltage of regulator 72, the value of the error signal increases thereby increasing the current through emitter 25 and decreasing the primary FB value received by controller 20. Controller 20 responsively forms the primary drive signal on output 26 to reduce the on-time of transistor 21 and regulate the value of the secondary voltage between output 40 and return 41. If the value of the secondary FB voltage decreases below the value of the reference voltage of regulator 72, the value of the error voltage becomes more negative thereby decreasing the current through emitter 25 and increasing the primary FB value received by controller 20. Controller 20 forms the

primary drive signal to increase the on-time of transistor 21 and regulate the value of the secondary voltage.

Controlling the value of the secondary voltage also results in system 10 forming the auxiliary voltage on output 60.

5 The value of the auxiliary voltage is ratioed to the secondary voltage by the turns ratio of transformer 11. Regulator 66 receives the auxiliary voltage and forms the regulated voltage on output 67. Those skilled in the art will appreciate that the feedback signal illustrated is one
10 example of a method of forming the feedback signal and that other well known embodiments may also be used. For example, the feedback signal may be a current instead of a voltage thus the primary feedback may vary differently as long as the power is increased for an increase in power
15 required by load 44.

In the normal operating mode, pre-regulator 53 is disabled. The value of the standby voltage from pre-regulator 53 is chosen to be large enough to provide an input voltage for operating regulator 66 but is less than
20 the auxiliary voltage on output 60 when system 10 is in the normal operating mode. Thus, the source of transistor 54 is at a higher voltage than the gate and transistor 54 is disabled and does not provide any current to the output 60. For example, the secondary voltage may be a rectified dc
25 voltage of about one hundred forty-five volts (145 V) and the resulting auxiliary voltage may be a rectified dc voltage of about twelve volts. Regulator 66 may form a regulated dc voltage of about five volts (5V) and the standby voltage of pre-regulator 53 may be about 7.5 volts.

30 In the standby mode, system 10 reduces the value of the secondary voltage and the auxiliary voltage in order to reduce the power dissipation of the system that uses system 10. However, it generally is desirable to maintain the regulated voltage on output 67 substantially unchanged.
35 When the standby signal goes to a low value, system 10

begins changing to the standby operating mode. Circuit 70 responsively changes the proportionality ratio between the secondary voltage and the secondary FB voltage to cause system 10 to reduce both the secondary voltage and the auxiliary voltage to the respective standby values thereof. The low standby signal disables transistor 73 thereby removing resistor 49 from the parallel connection with resistor 47 thereby changing the proportionality ratio that is used to form the secondary FB voltage at node 48. The value of resistor 49 typically is much lower than the value of resistor 47 in order to provide a large change in the proportionality ratio and increase the value of the secondary FB voltage applied to regulator 72. Increasing the value of the secondary FB voltage increases the difference between the secondary FB voltage and the reference voltage of regulator 72 thereby increasing the value of the error signal from regulator 72. The increased error signal increases the current through emitter 25 thereby decreasing the primary feedback signal applied to controller 20 causing controller 20 to responsively reduce the on-time of transistor 21 to allow the value of the secondary voltage to decrease. Controller 20 preferably disables transistor 21 until the value of the secondary voltage decreases to the standby value corresponding to the secondary FB voltage reducing to substantially the value of the reference voltage of regulator 72. When the secondary FB voltage again is approximately equal to the reference voltage, controller 20 will regulate the secondary voltage and the auxiliary voltage at values that are much less than the values during the normal operating mode. The reduced values are equal to the change in the proportionality ratio resulting from enabling transistor 73 times the respective voltage values during the normal operating mode. Typically, the value of the secondary voltage in the standby mode is chosen to be at least larger than the

minimum voltage required to operate regulator 66 (V66) and is much less than the secondary voltage value in the normal mode. The value of the auxiliary voltage in the standby mode is generally much lower than the minimum voltage
5 required to operate regulator 66 (V66). In the preferred embodiment, the values of the secondary voltage and the auxiliary voltage in the normal mode are approximately one hundred forty five volts (145 V) and twelve volts (12 V) respectively. In the standby mode they are approximately
10 twelve volts (12 V) and one volt (1.0 V), respectively. The preferred minimum voltage required to operate regulator 66 (V66) is about 7.5 volts.

During the transition period between the normal mode and the standby mode after controller disables transistor
15 21 and the secondary voltage is decreasing from the normal value to the standby value, no energy is coupled into windings 13 and 14 which allows the value of the respective voltages on outputs 40 and 60 to begin decreasing. Regulator 66 uses the stored energy in capacitor 63 and
20 continues to provide the regulated voltage on output 67 as long as the auxiliary voltage is high enough for regulator 66 to operate. Since no energy is coupled into windings 13 and 14 there may be insufficient energy to maintain operating regulator 66. In order to provide some energy to
25 windings 13 and 14, circuit 70 is configured to provide a primary FB that causes controller 20 to enable transistor 21 at least a portion of the time while the secondary voltage is decreasing to the standby value. If the value of the auxiliary voltage decreases below the minimum value
30 required to operate regulator 66 (V66), circuit 70 inhibits current flow through emitter 25 causing controller 20 to responsively operate transistor 21 to couple energy into windings 13 and 14. The value of the zener voltage of diode 71 is chosen to ensure such operation. The zener
35 voltage of diode 71 is chosen to be approximately equal to

V66 minus the voltage drop across emitter 25 minus the reference voltage of regulator 72. AS will be seen further hereinafter, circuit 70 is typically set to a voltage that is less than the standby voltage of pre-regulator 53 to
5 minimize conflicts between the control loops of secondary side 17. Those skilled in the art will understand that diode 71 may be omitted if sufficient power is available to operate regulator 66 during the transition period.

For example, if V66 is about 7.5 volts, and if the
10 reference voltage of regulator 72 is about 2.5 volts, and if the drop of emitter 25 is about 1.2 volts, then the voltage of diode 71 may be about 3.8 volts ($7.5 - 2.5 - 1.2 = 3.8$). Typically, the voltage of diode 71 is set just less than this, for example 3.5 volts to prevent control
15 loop conflicts. For this example of 3.5 volts, if the auxiliary voltage decreases below 7.2 volts, no current flows through emitter 25 causing the primary FB to increase to a maximum value thereby causing controller 20 to begin switching transistor 21 and couple energy into windings 13
20 and 14. The energy from windings 13 and 14 increases the secondary voltage and the auxiliary voltage and charges capacitors 43 and 63. Controller 20 continues to operate transistor 21 responsively to the primary FB until the auxiliary voltage reaches about 7.3 volts causing current
25 to again flow through emitter 25.

As the standby mode switching of transistor 21 charges capacitor 43, the secondary voltage also increases the secondary voltage. At some point, the secondary voltage from winding 13 is sufficient to enable pre-regulator 53 to
30 supply the standby voltage on output 57 to output 60 and regulator 66. Pre-regulator 53 is configured to couple a regulated voltage that is no less than V66 to the input of regulator 66. The value of the reference voltage supplied by diode 55 is chosen to be approximately equal to the
35 value of V66 minus the threshold voltage of transistor 54.

Resistor 56 supplies a bias current to operate diode 55 and drop the difference between the reference voltage of diode 55 and the secondary voltage value in the standby mode. After the value of the auxiliary voltage on output 60 decreases to or below the value of the standby voltage, the source of transistor 54 becomes lower than the diode 55 reference voltage minus the threshold voltage of transistor 54 thereby enabling transistor 54 to couple the standby voltage to the input of regulator 66. As can be seen, if the voltage of diode 71 is too high, circuit 70 may prevent pre-regulator 53 from being enabled. Thus, the voltage of diode 71 is generally chosen so that circuit 70 enables controller 20 at a voltage that is less than the standby voltage. Regulator 66 utilizes this standby voltage as an input voltage to form the regulated voltage on output 67. Diode 52 of pre-regulator 53 connects pre-regulator 53 to terminal 35 of winding 13 to receive the energy directly from winding 13 and functions as a rectifier similarly to diode 42. Diode 52 also isolates pre-regulator 53 from output 40. Consequently, if regulator 53 is shorted, diode 52 prevents the high voltage from output 40 damaging the low voltage portion of secondary side 17 including regulator 66, circuit 70, and other circuits connected to output 60. Thus, regulator 66 continues to supply the regulated voltage to output 67 and the control logic continues to operate. For example, transistor 54 may short and connect diode 52 to output 60. If diode 52 were omitted and regulator 53 connected to output 40, the high voltage from output 40 would have been applied to output 60 and would have damaged the low voltage portion of secondary side 17. Thus, this connection of diode 52 provides an advantage not realized by prior art implementations.

In order to facilitate this functionality of system 10, terminal 35 of winding 13 is commonly connected to an anode of diode 42 and an anode of diode 52. A cathode of

diode 42 is commonly connected to output 40, to a first terminal of capacitor 43, to a control input of pre-regulator 53, and to a first terminal of resistor 46. Return 41 is commonly connected to a first terminal of resistor 47, a second terminal of capacitor 43, and a second terminal of winding 13. A second terminal of resistor 47 is connected to a second terminal of resistor 46 and to node 48. A cathode of diode 52 is connected to an input of pre-regulator 53 and to a drain of transistor 54. A source of transistor 54 is connected to outputs 57 and 60, and a gate of transistor 54 is commonly connected to a cathode of diode 55 and a first terminal of resistor 56 which has a second terminal connected to the control input of pre-regulator 53. An anode of diode 55 is connected to return 61. Output 60 is connected to input 68 of regulator 66, a first terminal of capacitor 63, and a cathode of diode 62. An anode of diode 62 is connected to a first terminal of winding 14. Return 61 is connected to a return of regulator 66, a second terminal of capacitor 63, and a second terminal of winding 14. An output of regulator 66 is connected to output 67. A cathode of diode 71 is connected to output 60 and an anode of diode 71 is connected to an anode of emitter 25. A cathode of emitter 25 is connected to the output of regulator 72. A return of regulator 72 is connected to return 61. An input of regulator 72 is connected to node 48 and to a first terminal of resistor 49. A second terminal of resistor 49 is connected to a collector of transistor 73. An emitter transistor 73 is connected to return 61, and a base of transistor 73 is connected to receive the standby signal.

In view of all of the above, it is evident that a novel circuit and method is disclosed. Included, among other features, is forming an auxiliary voltage that is sufficient for operating a low voltage regulator in both a standby and normal operating mode of a power supply system.

Coupling a linear regulator to form a standby voltage that is sufficient for operating the low voltage regulator reduces the power dissipation in the standby mode.

5 Isolating the linear regulator from the secondary output prevents damaging the power supply system in case of a short circuit of the linear regulator.

While the invention is described with specific preferred embodiments, it is evident that many alternatives and variations will be apparent to those skilled in the semiconductor arts. Although a preferred embodiment of the pre-regulator is described, other implementations are possible that provide the same regulated standby voltage. Additionally, the word "connected" is used throughout for clarity of the description, however, it is intended to have the same meaning as the word "coupled". Accordingly, 15 "connected" should be interpreted as including either a direct connection or an indirect connection.

CLAIMS

1. A power supply system comprising:
a transformer having a primary winding, a first
5 secondary winding with a first terminal of the first
secondary winding coupled to a first secondary output of
the power supply system, and having a second secondary
winding coupled to a first low voltage output of the power
supply system;
10 a switching power supply controller coupled to control
the primary winding to form a first output voltage on the
first secondary winding and to form a second output voltage
on the second secondary winding;
a first blocking device configured to couple the first
15 output voltage to the first secondary output of the power
supply system as a secondary voltage;
a second blocking device configured to couple the
second output voltage to the first low voltage output of
the power supply system as an auxiliary voltage; and
20 a first regulator coupled to receive the first output
voltage from the first secondary winding and supply a first
regulated voltage to the first low voltage output of the
power supply system.
- 25 2. The power supply system of claim 1 wherein the
first regulator coupled to receive the first output voltage
from the first secondary winding includes a third blocking
device configured to couple the first output voltage to the
first regulator.
- 30 3. The power supply system of claim 2 wherein the
first blocking device is a first diode coupled in series
between the first terminal of the first secondary winding
and the first secondary output of the power supply system,
35 the second blocking device is a second diode coupled in
series between the second secondary winding and the first
low voltage output of the power supply system, and the

third blocking device is a third diode coupled in series between the first terminal of the first secondary winding and an input to the first regulator.

5 4. The power supply system of claim 1 further including a second regulator coupled to receive the first regulated voltage from the first regulator and supply a second regulated voltage on a second low voltage output of the power supply system.

10

 5. The power supply system of claim 1 further including a feedback control circuit configured to provide a feedback signal to regulate the secondary voltage to a first value during a first operating mode of the power
15 supply system and to regulate the secondary voltage to a second value that is less than the first value during a second operating mode of the power supply system.

 6. The power supply system of claim 5 wherein the
20 feedback control circuit includes a resistor divider coupled to the first secondary output of the power supply system to receive the secondary voltage and coupled to provide a feedback voltage to an input of an error amplifier, the feedback control circuit also including a
25 first resistor configured for coupling in parallel with one resistor of the resistor divider, an optical coupler coupled to receive an output of the error amplifier, and a zener diode coupled between the optical coupler and the first low voltage output of the power supply system.

30

 7. The power supply system of claim 1 wherein the power supply system is configured to form a first feedback voltage value that is representative of a first value of the secondary voltage during a first operating mode and to
35 responsively control the switching power supply controller to regulate the secondary voltage to the first value of the secondary voltage and wherein the power supply system is

configured to form the first feedback voltage value representative of a second value of the secondary voltage responsively to operating in a second operating mode to responsively control the switching power supply controller to regulate the secondary voltage to the second value of the secondary voltage responsively to operating in the second operating mode wherein the second value of the secondary voltage is less than the first value of the secondary voltage.

10

8. The power supply system of claim 1 wherein first regulator is a linear voltage regulator.

9. The power supply system of claim 8 wherein the linear voltage regulator includes a pass transistor coupled to the first terminal of the first secondary winding to receive the first output voltage and a first reference voltage configured to enable the pass transistor responsively to a first difference between the secondary voltage and the auxiliary voltage.

20

10. A method of forming a power supply system comprising:

configuring the power supply system with a transformer having a primary winding, a first secondary winding having a first terminal, and a second secondary winding;

25

coupling the first secondary winding to a secondary output of the power supply system;

coupling the second secondary winding to an auxiliary output of the power supply system;

30

configuring a first voltage regulator to control the primary winding to regulate a value of a secondary voltage formed at the secondary output and form a first output voltage at the first terminal of the first secondary winding;

35

coupling a second voltage regulator to receive the first output voltage from the first terminal of the first secondary winding and form a first regulated output voltage on an output of the second voltage regulator; and

5 configuring a third voltage regulator to receive the first regulated output voltage and form a second regulated output voltage wherein the second regulated output voltage is less than the first regulated output voltage.

10 11. The method of claim 10 wherein coupling the second voltage regulator to receive the first output voltage from the first terminal of the first secondary winding and form the first regulated output voltage includes coupling a first blocking device between the first
15 terminal of the first secondary winding and the secondary output.

12. The method of claim 11 further including coupling a second blocking device between the first terminal of the
20 first secondary winding and the second voltage regulator.

13. The method of claim 10 further including coupling the output of the second voltage regulator and an input of the third voltage regulator to the auxiliary output.
25

14. The method of claim 10 further including configuring a feedback circuit to form a feedback signal having a first proportionality to the secondary voltage during a first operating mode of the power supply system
30 and to have a second proportionality to the secondary voltage during a second operating mode of the power supply system.

15. The method of claim 10 wherein configuring the
35 first voltage regulator to control the primary winding to regulate the value of the secondary voltage formed at the secondary output and form a first output voltage at the

first terminal of the first secondary winding includes configuring the first voltage regulator to regulate the value of the secondary voltage during a normal operating mode and a standby operating mode of the power supply system and further including configuring the first voltage regulator to regulate a value of the auxiliary voltage responsively to transitioning from the normal operating mode to the standby operating mode.

- 10 16. A power supply method comprising:
 configuring a power supply system with a transformer having a primary winding, a first secondary winding having a first terminal coupled to a secondary output of the power supply system, and a second secondary winding coupled to an
15 auxiliary output of the power supply system;
 regulating a value of a secondary voltage on the secondary output and forming an output voltage on the first terminal of the first secondary winding wherein regulating the secondary voltage forms an auxiliary voltage on the
20 auxiliary output;
 using the output voltage on the first terminal of the first secondary winding to form a first regulated voltage;
 using the first regulated voltage to form a second regulated voltage during a standby operating mode of the
25 power supply system wherein the second regulated voltage is less than the first regulated voltage; and
 regulating a value of the auxiliary voltage a portion of a transition period between operating in a standby mode and operating in a normal mode.


- 30 17. The method of claim 16 wherein using the output voltage on the first terminal of the first secondary winding to form the first regulated voltage includes coupling a linear regulator to receive the output voltage
35 and couple the first regulated voltage to the auxiliary output including isolating the linear regulator from the secondary output voltage.

18. The method of claim 16 wherein regulating the value of the auxiliary voltage the portion of the transition period between operating in the standby mode and
5 operating in the normal mode includes forming a feedback signal coupled to operate a switching power supply controller to control current through the primary winding responsively to the value of the auxiliary voltage.

10 19. The method of claim 16 wherein regulating the value of the auxiliary voltage the portion of the transition period between operating in the standby mode and operating in the normal mode includes coupling energy into the second secondary winding after the auxiliary voltage
15 decreases to a first value.

20 20. The method of claim 19 wherein regulating the value of the secondary voltage on the secondary output and forming the output voltage on the first terminal of the first secondary winding wherein regulating the secondary
voltage forms the auxiliary voltage on the auxiliary output includes regulating the secondary voltage on the secondary output responsively to the power supply system operating in the normal mode or in the standby mode.

25



INTERNATIONAL SEARCH REPORT

International Application No
PC 1, US2005/013552

A. CLASSIFICATION OF SUBJECT MATTER
H02M3/335

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 689 407 A (MARINUS ET AL) 18 November 1997 (1997-11-18)	1,2,4,5, 10-13, 15,16
Y	column 7, line 51 - column 8, line 15; figures 1,2 column 10, line 15 - line 55 -----	3,8,9
Y	US 5 812 383 A (MAJID ET AL) 22 September 1998 (1998-09-22) abstract; figure 2 -----	3
Y	US 5 220 271 A (PALCZYNSKI, JR. ET AL) 15 June 1993 (1993-06-15) figures 1,4 -----	8,9

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

3 January 2006

Date of mailing of the international search report

11/01/2006

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gentili, L

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US2005/013552

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5689407	A	18-11-1997	CN 1154766 A	16-07-1997
			DE 69609681 D1	14-09-2000
			DE 69609681 T2	29-03-2001
			WO 9631940 A1	10-10-1996
			JP 10501960 T	17-02-1998
US 5812383	A	22-09-1998	EP 0935843 A1	18-08-1999
			WO 9907062 A2	11-02-1999
			JP 2001501440 T	30-01-2001
US 5220271	A	15-06-1993	NONE	