



(51) International Patent Classification:

H01S 5/042 (2006.01) H01S 5/34 (2006.01)
H01S 5/227 (2006.01)

(21) International Application Number:

PCT/JP2016/004125

(22) International Filing Date:

12 September 2016 (12.09.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2015-180925 14 September 2015 (14.09.2015) JP
2016-156514 9 August 2016 (09.08.2016) JP

(71) Applicant: **SUMITOMO ELECTRIC INDUSTRIES, LTD.** [JP/JP]; 5-33, Kitahama 4-chome, Chuo-ku, Osaka-shi, Osaka, 5410041 (JP).

(72) Inventors: **KATSUYAMA, Tsukuru**; c/o Yokohama Works of Sumitomo Electric Industries, Ltd., 1, Taya-cho, Sakae-ku, Yokohama-shi, Kanagawa, 2448588 (JP).
KATO, Takashi; c/o Yokohama Works of Sumitomo Electric Industries, Ltd., 1, Taya-cho, Sakae-ku, Yokohama-shi, Kanagawa, 2448588 (JP).

(74) Agents: **NAKATA, Motomi** et al.; c/o Sumitomo Electric Industries, Ltd., 1-3, Shimaya 1-chome, Konohana-ku, Osaka-shi, Osaka, 5540024 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: SEMICONDUCTOR LASER

Fig. 1



(57) Abstract: A semiconductor laser operable by a reduced bias is disclosed. The semiconductor laser includes a substrate, an active area including a quantum well structure, an emitter area and a collector area, where those areas laterally extend on the substrate as the emitter and collector areas sandwich the active area therebetween. The emitter area and the collector area show the conduction type same to each other. The quantum well structure may cause the radiative transition from a higher energy band to a lower energy band, while, the emitter area has a conduction band whose level is equal to or higher than the higher energy band in the quantum well structure and the collector area in a level of the conduction band thereof is equal to or lower than the lower energy band of the quantum well structure.

Description

Title of Invention: SEMICONDUCTOR LASER

Technical Field

[0001] The present invention relates to a semiconductor laser that has a radiation mechanism using unipolar carriers.

Background Art

[0002] A Japanese Patent Document laid open No H08-279647A has disclosed a quantum cascade laser using radiative transitions between energy levels by unipolar carries in active layers arranged in series, which is sometimes called as the cascaded radiative transition. In order to enhance an efficiency of the cascaded radiative transition, energy levels in one active layer are necessary to be aligned with energy levels in active layers next to the one active layer. Specifically, a higher energy level in the one active layer is aligned with a lower energy level in the upstream active layer, and a lower energy level in the one active layer is aligned with a higher energy level in the downstream active layer. Such a cascaded radiative transition may enhance the optical gain in infrared wavelengths, and resultantly, the cascaded radiative transition realizes the laser oscillation in infrared regions. However, the cascaded radiative transition is inevitable to be supplied with a large bias, which resultantly prohibits a cascade layer from operating in reduced biases.

Summary of Invention

[0003] An aspect of the present invention relates to a semiconductor laser that comprise a substrate, an active area, an emitter area, and a collector area, where the active area, the emitter area and the collector area are laterally arranged on a top surface of the substrate such that the emitter area and the collector area sandwich the active area therebetween. The active area provides a quantum well structure. Also, the emitter area has a first conduction type, and the collector area also has the first conduction type same with that of the emitter area. The quantum well structure in the active area causes a radiative transition from a higher energy level to a lower energy level of carriers with the first conduction type. The higher energy level is lower than or equal to an energy level of the carriers in the emitter area, and the lower energy level is higher than or equal to an energy level of the carriers in the collector area.

Brief Description of Drawings

[0004] [fig.1]FIG. 1 schematically illustrates a fundamental arrangement of a semiconductor laser and modified arrangements of a semiconductor laser of the present invention.
[fig.2]FIG. 2 schematically illustrates an arrangement of energy levels induced in the quantum well structure in the active area of the semiconductor laser.

[fig.3]FIG. 3 illustrates an energy level diagram in the quantum well structure.

[fig.4]FIG. 4 illustrates another energy level diagram in the quantum well structure.

[fig.5]FIG. 5 schematically illustrates another fundamental arrangement of a semiconductor laser modified from those shown in FIG. 1.

[fig.6]FIG. 6 illustrates still another arrangement of the semiconductor laser shown in FIG. 5.

[fig.7]FIGs. 7(a) to 7(d) schematically illustrate process of forming the semiconductor laser of the present invention shown in FIG. 5.

[fig.8]FIGs. 8(a) to 8(d) schematically illustrate the processes subsequent to that shown in FIG. 7(d).

[fig.9]FIGs. 9(a) to 9(d) schematically illustrate the processes of forming the semiconductor laser shown in FIG. 6.

Description of Embodiments

[0005] Next, a semiconductor laser according to the present invention will be summarized.

[0006] The semiconductor laser according to embodiment of the present invention comprises (a) a substrate having a top surface that includes first to third areas, (b) an active area provided on the first area of the substrate, where the active area includes a quantum well structure having a plurality of semiconductor layers stacked along a first axis intersecting the top surface, (c) an emitter area provided on the second area of the substrate, where the emitter area has a first semiconductor material with a first conduction type and is in contact to the active area, and (d) a collector area provided on the third area of the substrate, where the collector area has a second semiconductor material with the first conduction type and is in contact to the active area. A feature of the semiconductor laser of the present embodiment is that the first and second areas are arranged along a second axis that intersects the first axis, the first and third areas are arranged along a third axis that intersects the first axis, and the second area is apart from the third area.

[0007] The semiconductor laser of the present invention injects carriers with the first conduction type from the emitter area into the active area and carries supplied into the active area flows into the collector area after making radiative transitions in the active area. The carries incoming the active area from the emitter area contribute to the emission by the radiative transition from an upper energy level to a lower energy level formed in the quantum well structure. The active area on the first area and the emitter area on the second area are arranged along the second axis intersecting the first axis, while, the active area on the first area and the collector area on the third area are arranged along the third axis intersecting the first axis. Thus, the emitter area in the second area laterally couples with the collector area in the third area through the active

area in the first area. The emission from the semiconductor laser of the present invention is only due to the radiative transition within the quantum well structure, and is unnecessary for cascading emissions of the unipolar carriers as those occurring in a cascade laser.

[0008] The semiconductor laser of the invention in the quantum well structure thereof provides a first well layer, a second well layer, a first barrier layer, and a second barrier layer, where the first barrier layer demarcates the first well layer from the second well layer, while, the first and second well layers demarcate the first barrier layer from the second barrier layers, respectively. The quantum well structure thus configured provides a higher energy level and a lower energy level for the unipolar carriers. Also, the quantum well structure may further provide a relaxation level lower than the lower energy level. The relaxation level may show a relaxation time for the carriers fallen from the lower energy level which is shorter than a relaxation time for the carrier fallen from the higher energy level to the lower energy level.

[0009] The semiconductor laser of the invention may include unit cells sequentially stacked on the substrate, where each of the unit cells includes the first and second well layers, and the first and second barrier layers. A feature of the quantum well structures of the semiconductor laser is that the first barrier layer arranged between the first and second well layers, which may be called as the inner barrier layer, has a thickness less than that of the second barrier layers that sandwich the first and second well layers and the first barrier layer, where the second barrier layers may be called as the outer barrier layers.

[0010] The quantum well structure thus configured may couple the first well layer with the second well layer tightly because of the thinned inner barrier layer. Also, the barrier layer may be doped with impurities showing the conduction type same with the conduction type of the carriers.

[0011] The present invention may be easily understood by the following explanation referring to accompanying drawings indicated as exemplary examples. Next, some examples of a semiconductor laser and a method of making the semiconductor laser according to the present invention will be described as referring to drawings. In the explanation of the drawings, numerals or symbols same with or similar to each other will refer to elements same with or similar to each other without duplicating explanations.

[0012] FIG. 1 schematically illustrates a cross section of a semiconductor laser of one embodiment of the present invention. The semiconductor laser 11 provides a substrate 13, an active area 15, an emitter area 17, and a collector area 19. The substrate 13 provides a top surface 13a that includes a first area 13b, a second area 13c, and a third area 13d. The active area 15, which is provided on the first area 13b, includes a quantum well structure 21 that has a plurality of well layers and a plurality of barrier layers, 21a to

21d. These semiconductor layers, 21a to 21d, are arranged along a first axis Ax1, which is the Y-axis of the Cartesian coordinate; that is, these semiconductor layers, 21a to 21d, are stacked on the top surface 13a of the substrate 13.

[0013] The emitter area 17 provides a first semiconductor material 23 with a first conduction type, where the first semiconductor material 23 is arranged on the second area 13c; while, the collector area 19 provides a second semiconductor material 25 with the first conduction type, where the second semiconductor material 25 is arranged on the third area 13d. The first and third areas, 13b and 13d, are arranged along a direction intersecting the first axis Ax1, namely, the positive direction of the X-axis of the Cartesian coordinate. The first and second areas, 13b and 13c, are arranged along the direction, namely, the negative direction of the X-axis of the Cartesian coordinate. Referring to the cross section shown in FIG. 1, the first area 13b is put between the second area 13c and the third area 13d; that is, the second area 13c is spatially apart from the third area 13d by the first area 13a. Accordingly, the emitter area 17 is electrically divided from the collector area 19. Carriers supplied to the emitter area 17 flow within the collector area 19 though the active area 15.

[0014] The emitter area 17 is in contact to a side 15b of the active area 15 to supply the carriers with the first conduction type, namely, one of the electrons and the holes. The collector area 19 is also in contact to another side 15c of the active area 15 to receive the carriers with the first conduction type.

[0015] The semiconductor laser 11 of the embodiment provides the active area 15 on the first area 13b and the emitter area 17 on the second area 13c each arranged along a direction intersecting the first axis Ax, and the active area 15 on the first area 13b and the collector area 19 on the third area 13d each arranged along a direction also intersecting the first axis Ax. Carriers are supplied from the emitter area 17 to the active area 15 as hot carriers CAE and contribute to the emission in the active area 15 by the radiative transition from the upper energy level of the quantum well structure 21 to the lower energy level of the quantum well structure 21. The carriers after the transition in the active area 15 flow into the collector area 19 as cold carriers CAC. The semiconductor laser 11 of the embodiment utilizes the radiative transition of the carriers with the same conduction type, that is, the semiconductor laser 11 does not utilize the radiative recombination between the electrons and the holes accompanying with the emission. Moreover, the arrangement of the emitter area 17, the active area 15, and the collector area 19, namely, laterally arranged on the substrate 13, makes the cascading transition of the carriers unnecessary. Thus, the semiconductor laser 11 may reduce a bias to operate the semiconductor laser 11.

[0016] FIG. 2 schematically illustrates the quantum well structure and the energy levels of the semiconductor laser 11 of the present embodiment. The vertical axis corresponds to

the energy level E; while, the horizontal axes correspond to the X- and Y- axes shown in FIG. 1. The explanation in FIG. 2 concentrates on the carrier of the type of the electron, but the explanation may be applicable to the carrier of the type of the hole based on the fundamental semiconductor physics.

[0017] As FIGs. 1 and 2 show, the active area 15 of the embodiment includes one or more unit cells 15a each comprising a first well layer 21a, a second well layer 21b, a first barrier layer 21c, and a second barrier layer 21d. The second barrier layer 21d, which is the inner barrier layer, divides the first well layer 21a from the second well layer 21b; while, the first well layer 21a and the second well layer 21b divide the first barrier layers 21c, which are the outer barrier layers, from the inner barrier layer 21d, respectively. The unit cell 15a thus arranged may cause discrete energy levels by a width and a depth of the well layers and a width of the inner barrier layer 21d, where the depth of the well layers may be determined by a difference in the energy levels between the well layer and the barrier layer for the carriers under consideration. Specifically, the unit cell 15a of the embodiment, which is formed by two well layers, 21a and 21b, and two barrier layers, 21c and 21d, alternately stacked to each other, causes the upper energy level E3 and the lower energy level E2 each for the electrons, and also a relaxation energy level E1 below the lower energy level E2. The relaxation energy level E3, when it is induced in the well layer, may accelerate non-radiative transition of the carrier from the lower energy level E2 by a relaxation time shorter, preferably far shorter, than a relaxation time for the transition of the carriers from the higher energy level E3 to the lower energy level E2.

[0018] The carriers, namely, the electrons in the present embodiment are injected into the active area 15 from the emitter area 17. The injected electrons cause the radiative transition from the upper energy level E3 to the lower energy level E2, which generates light. The electrons falling into the lower level E2 are immediately relaxed to the relaxation level E1 and finally drawn into the collector area 19 therefrom. This mechanism means that the lower energy level E2 shows lesser occupancy of the carriers. Thus, the energy diagram of the present embodiment may accelerate the generation of the population inversion of the carriers.

[0019] The unit cells 15a, which is arranged along the stacking direction Ax1, forms the active area 15. The emitter area 17, which is arranged aside of the active area 15, provides the carries concurrently into the respective unit cells 15a. The unit cells 15a, responding the supplement of the carries at the upper energy level E3, causes the radiative transition from the upper energy level E3 to the lower energy level E2, and generates light concurrently. The carriers fallen in the lower energy level E2 are immediately fallen into the relaxation level E1 and flow out to the collector area 19. In order to accelerate the injection of the carriers into the active area 15, the emitter area

has an energy level E17, typically the bottom energy level of the conduction band thereof, is substantially equal to or higher than the higher energy level E3 in the well layers, 21a and 21b. Also, in order to enhance the exhaustion of the carriers from the active area 15, the collector area 19 has an energy level E19, which is a bottom energy level of the conduction band thereof, is substantially equal to or lower than the relaxation energy level E1 in the well layers, 21a and 21c.

[0020] Within the unit cell 15a, the inner barrier layer 21d partitions two well layers, 21a and 21b. Because the inner barrier layer 21d has a thickness TB1 thinner than a thickness TB2 of the outer barrier layer 21c, the coupling of the well layers, 21a and 21b, may easily occur; exactly, the wave functions attributed to the respective layers, 21a and 21b, oozing into the second barrier layer 21d may effectively couple to each other in the inner barrier layer 21d. Thus, the energy levels may be determined solely by the respective unit cells 15a.

[0021] As FIG. 1 indicates, the mesa MS, which includes the active area 15 that extends along the direction Z, physically divides the emitter area 17 from the collector area 19. The mesa MS may also include the first cladding layer 27 as the upper cladding layer on the active area 15. The upper cladding layer 27 preferably has resistivity greater than that of an average resistivity of the active area 15, or the upper cladding layer 27 may be an insulating or semi-insulating layer. The semiconductor laser 11 may also provide the second cladding layer 29 as the lower cladding layer beneath the active area 15. The lower cladding layer 29 preferably has resistivity greater than that in an average of the active area 15, or the lower cladding layer may be an insulating or semi-insulating layer. The upper and lower cladding layers, 27 and 29, show not only the function of the optical confinement of the light within the active area 15 but the function of the electrical confinement of the carriers also within the active area 15. Thus, the carriers injected from the emitter area 17 may be effectively confined within the active area 15. The upper and lower cladding layers, 27 and 29, may be, as described above, an insulating or semi-insulating layer; but the upper and lower cladding layers, 27 and 29, may have the conduction type opposite to the conduction type of the carriers.

[0022] Several arrangements of the semiconductor laser 11 will be described as referring to FIG. 1 again.

[0023] Arrangement A

A semiconductor laser 11a having an arrangement A will be first described. The substrate 13, which may be made of insulating or semi-insulating material, has the top surface 13a. The insulating or semi-insulating characteristic of the substrate 13 may effectively isolate the collector area 19 from the emitter area 17. The first area 13b of the top surface 13a stacks the lower cladding layer 29, the active area 15, and the upper

cladding area 27 thereon. The emitter area 17 on the second area 13c, where the emitter area may be made of a semiconductor material 23 of the first conduction type, is in physically contact to the side of the lower cladding area 29, that of the active area 15, and that of the upper cladding area 27. The collector area 19, which is provided on the third area 13d and may be made of semiconductor material 25 with the first conduction type, is in physically contact to the other side of the lower cladding area 29, that of the active area 15, and that of the upper cladding layer 27. The semiconductor laser 11a further provides a first electrode 31a on the emitter area 17 and a second electrode 31b on the collector area 19, where the first and second electrodes, 31a and 31b, may form non-rectifier contacts to the emitter area 17 and the collector area 19, respectively. An arrow C1 indicated in FIG. 1 denotes a flow of the carriers in the emitter area 17, while another arrow C2 denotes a flow of the carriers in the collector area 19. Thus, the emitter area 17 and the collector area 19 are laterally arranged on the substrate 13; accordingly, the first and second electrodes, 31a and 31b, may be arranged apart from the mesa MS where the mesa MS propagates the light having relatively longer wavelength.

[0024] Arrangement B

The substrate 13 of the arrangement B may be made of also insulating or semi-insulating material and has the top surface 13a. The first area 13b stacks the lower cladding layer 29, the active area 15, and the upper cladding layer 27 thereon. The emitter area 17 on the second area 13c provides a first semiconductor layer 33a that is in physically contact to the side of the mesa MS and a second semiconductor layer 33b on the first semiconductor layer 33a. The first semiconductor layer 33a, as FIG. 2 indicates, may be made of a semiconductor material having the conduction band in the bottom level thereof substantially equal to or higher than the upper energy level E3, which enables the carrier injection from the emitter area 17 into the active area 15 without supplying a large bias. The second semiconductor layer 33b may be made of semiconductor material having refractive index smaller than equivalent refractive index of the active area 15.

[0025] The collector area 19 on the third area 13d may include a third semiconductor layer 35a that is in physically contact to the other side of the mesa MS, and a fourth semiconductor layer 35b on the third semiconductor layer 35a. The third semiconductor layer 35a, as FIG. 2 indicates, may be made of semiconductor material having the conduction band in the bottom energy level thereof equal to or lower than the lower level E2, or preferably lower than the relaxation level E1. Thus, the semiconductor laser 11b of the arrangement B enhances the extraction of the carriers into the collector area 19 from the active area 15. The fourth semiconductor layer 35b may be made of semiconductor material having refractive index smaller than equivalent refractive

index of the active area 15. The semiconductor laser 11b further provides the first electrode 31a and the second electrode 31b on the emitter area 17 and the collector area 19, where the electrodes, 31a and 31b, each make non-rectifier contacts to the respective areas, 17 and 19. An arrow C3 indicates the carrier flowing in the emitter area 17, while, another arrow C4 indicates the carrier flowing in the collector area 19.

[0026] Arrangement C

Still another arrangement of the semiconductor laser 11c will be described. The semiconductor laser 11c provides an electrically conductive substrate 13. Because of the conductive characteristic of the substrate 13, the semiconductor laser 11c is necessary to isolate the emitter area 17 electrically from the substrate 13. Accordingly, the semiconductor laser 11c provides an isolation area 37 on the substrate 13 in the first area 13b and the second area 13c, where the isolation area 37 is made of electrically insulating or semi-insulating material and may electrically isolate the active area 15 and the emitter area 17 from the substrate 13. The isolation area 37 may operate as a lower cladding layer. In such a case, the lower cladding layer 29 may be omitted. The first area 13b of the substrate 13 stacks the lower cladding layer 29, the active area 15, and the upper cladding layer 27 thereon as interposing the isolating isolation area 37 against the substrate 13. The emitter area 17 on the second area 13c, which has the first conduction type, is in physically contact to the side of the lower cladding layer 27 and that of the active area 15. The collector area 19 on the third area 13d, which also has the first conduction type, is in physically contact to a side of the isolation area 37, the other side of the lower cladding layer 29, and the other side of the active area 15. The semiconductor laser 11c of the present embodiment provides the first and second semiconductor layers, 33a and 33b, in the emitter area 17, where the first semiconductor layer 33a is in contact to the side of the mesa MS. Also, the collector layer 19 provides the third and fourth semiconductor layers, 35a and 35b, where the third semiconductor layer 35a is in contact to the other side of the mesa MS. The emitter area 17, exactly, the second semiconductor layer 33b in the emitter area 17, provides the first electrode 31a thereon, which is similar to those of the arrangement B; but, a third electrode 31c instead of the second electrode 31b of the arrangement B is provided in a back surface 13e of the substrate 13. The third electrode 31c makes non-rectifier contact to the back surface 13e of the substrate 13. Arrows, C5 and C6, indicated in FIG. 1 show the carrier flowing from the first electrode 31a to the third electrode 31c.

[0027] First Embodiment

Next, the quantum well structure will be described as referring to FIG. 3. Although the explanation below concentrates on a case where the carriers are electrons, the same may be applicable to another case where the carriers are holes. In order to enhance the probability of the radiative transition from the upper energy level E3 to the lower

energy level E2, the reduction of the occupancy by the carriers in the lower energy level E2 is effective. One example of the quantum well structure 21 provides well layers, for instance, two well layers, 21a and 21b, and one or more barrier layers to divide these well layers. The inner barrier layer 21d is thinner than the outer barrier layer 21c to tightly couple the wave functions in the respective well layers, 21a and 21b, that penetrate into the inner barrier layer 21d. Such a structure is often called as the coupled quantum well. The coupled quantum well, as FIG. 3 indicates, provides an arrangement of the line symmetry with respect to a center of the inner barrier layer 21d. Such an arrangement may form the relaxation level E1 lower than the lower energy level E2 by an amount substantially equal to energy of an LO phonon. The carriers fallen into the lower energy level E2 from the upper energy level E3 may immediately fall to the relaxation level E1 by the phonon scattering. Also, the coupled quantum well may enhance the overlapping of the wave function attributed to the upper energy level E3 with the wave function of the lower energy level E2, which may increase the probability of the radiative transition between the levels, E3 and E2, and resultantly the efficiency of the laser emission. Table below summarizes parameters of the coupled quantum well of the embodiment.

[0028] well layers undoped InGaAs 4 nm

barrier layers undoped AlInAs

inner barrier layer (21d) 2 nm

outer barrier layers (21c) 10 nm

substrate InP

energy difference (E3-E2) 270 meV ($\lambda = 4.6 \mu\text{m}$)

energy difference (E2-E1) 35.6 meV

optical gain 96 $\text{cm}^{-1}/\text{cell}$

[0029] The semiconductor laser of the type of the present invention is unnecessary to accompany the active area with an injection layer that is inevitable in a semiconductor layer having a type of the cascade quantum well structure, which may expand a range of variation of the quantum well structure. Also, the coupled quantum well of the embodiment may induce tensile stress in the barrier layers, 21c and 21d, while, compressive stress in the well layers, 21a and 21b, by adjusting lattice constants of respective layers, 21a to 21d, these two stresses may be totally and substantially compensated in the whole coupled quantum well. This enables to obtain a large difference between the energy levels without degrading crystal quality. A larger difference in the energy levels results in the suppression of the leaking of carriers, which means to improve temperature characteristics of the semiconductor laser and the range of the oscillation wavelength.

[0030] Next, a process of forming the semiconductor laser will be described. First, a

substrate made of indium phosphide (InP) is prepared. The process next grows on the InP substrate another InP layer doped with iron (Fe) for the lower cladding layer 29. On the Fe-doped InP layer, the process grows the active area 15 including the unit cells 15a having four semiconductor layers, 21a to 21d, described above. Then, another Fe-doped InP layer for the upper cladding layer 27 is grown on the active area 15. Thus, the semiconductor stack may be provided on the substrate 13. Forming a first mask preferably made of silicon nitride (SiN) on a top surface of the semiconductor stack, a portion of the semiconductor stack is etched using the first mask as an etching mask, where the first mask covers a portion of the mesa MS and the collector area 19 so as to expose the semiconductor stack for the emitter area 17. Sequentially growing a silicon (Si) doped aluminum indium arsenide (Si-AlInAs) and silicon doped indium phosphide (Si-InP) within the emitter area 17 thus formed by the etching, the emitter area 17 may be completed. The Si-AlInAs layer preferably has a thickness through which electrons are hard to be tunneled, that is, the Si-AlInAs layer is preferably thicker than 10 nm.

[0031] Removing the first mask, the process forms a second mask that covers the emitter area 17 and the semiconductor stack for the mesa MS. A portion of the semiconductor stack exposed from the second mask is etched and the mesa MS may be formed. Sequentially growing a silicon (Si) doped InGaAs (Si-InGaAs) and another Si-InP in an area thus etched in the previous process to form the collector area 19. The Si-GaInAs preferably has a relatively thinner thickness of 10 to 50 nm, which strengthens the optical confinement laterally and stabilizes the transverse mode of the laser emission.

[0032] After the formation of the emitter area 17, the active area 15, and the collector area 19, the process forms the n-type electrodes, 31a and 31b, on the emitter area 17 and the collector area 19, respectively, by for instance, the metal evaporation and subsequent lift-off technique. Then, grinding the back surface of the substrate 13, and cleaving thus thinned substrate 13, laser bars each including the semiconductor lasers are formed. If necessary, the process may interpose a semiconductor material between the first and second semiconductor layers in the emitter area 17, where the semiconductor material has intermediate bandgap energy between the Si-doped InP and the Si-doped AlInAs to form a stack of InP/AlGaInAs/AlInAs, where AlGaInAs has bandgap energy between those of InP and AlInAs. Also, the collector area 19 may have a stacking of InP/GaInAsP/GaInAs, where GaInAsP has bandgap energy between those of InP and GaInAs. Those intermediate semiconductor materials, AlGaInAs in the emitter area 17 and GaInAsP in the collector area 19, may moderate respective hetero interfaces and enable the semiconductor laser operable in relatively lower biases.

[0033] For another semiconductor laser having an electrically conductive substrate, that is, the semiconductor laser having the arrangement C in FIG. 1, the process may first grow a semi-insulating InP layer on the conductive substrate 13. Then, a portion of the

semi-insulating layer corresponding to the collector area 19 is removed to expose the conductive substrate 13. Thereafter, similar to the aforementioned processes, forming the semiconductor stack for the lower cladding layer 29, the active area 15, and the upper cladding layer 27; etching a portion of the semiconductor stack, re-growing the semiconductor layers; the semiconductor laser having the arrangement C may be completed.

[0034] Second Embodiment

As FIG. 4 indicates, the quantum well structure of the second embodiment of the present invention may dope impurities showing the conduction type same with that of the carriers within at least a portion of the barrier layers. The barrier layer partially doped may enhance the injection efficiency of the carriers into the well layers. Specifically, the barrier layer made of AlInAs with the thickness of 10 nm, which corresponds to the barrier layers 21c set in outer sides in FIG. 3, may include layers, 21ca and 21cc, in contact to the well layers, 21a and 21b, and another layer 21cb between the former layers, 21ca and 21cc, where the former layers, 21ca and 21cc, is un-doped but the latter layer 21cb is doped with impurities causing the conduction type of the carriers. The intermediate layer 21cb may have doping density of preferably less than 10^{17} cm^{-3} to suppress optical losses due to the free carrier absorption. The intermediate layer 21cb may enhance the lateral conductivity within the layer, where the carriers injected from the emitter area 17 may reach regions in the well layers apart from the emitter area 17.

[0035] Third Embodiment

FIG. 5 shows still another arrangement of the semiconductor laser of the present invention, which are modified from the arrangements shown in FIG. 1. The semiconductor laser 12 shown in FIG. 5 has features distinguishable from the semiconductor laser 11 shown in FIG. 1 that the semiconductor laser 12 has an electrode area 20 as the collector area 19 of the aforementioned semiconductor laser 11. Other arrangements in the semiconductor laser 12 are substantially same with those of the aforementioned semiconductor laser 11. The electrode area 20, which is formed on the third area 13d of the top surface 13a of the substrate 13, provides a metal 36 extending along the direction Z and in contact to the active area 15. The emitter area 17 and the electrode area 20 area divided by the mesa MS, and the carries injected into the emitter area 17 flow into the electrode area 20 through the active area 15.

[0036] Specifically, the carriers injected into the emitter area 17 are supplied to the active area 15 in the higher energy level as the carriers CAE, cause the radiative emission from the higher energy level to the lower energy level in the active area 15, and finally stream into the metal 36 in the electrode area 20. Thus, the semiconductor laser 12 may show the function of the radiative transition by the unipolar carriers without providing

the cascaded radiative transition also by the unipolar carriers.

[0037] As FIG. 5 illustrates, the active area 15, which may be formed within the mesa MS, may include the upper cladding layer 27 as the first cladding layer and the lower cladding layer 29 as the second cladding layer, where the active area 15 is sandwiched between the upper and lower cladding layers, 27 and 29. The upper cladding layer 27 may have the resistivity greater than that of the active area 15 in an average thereof, and the lower cladding layer 29 may also have the resistivity greater than that of the active area in an average thereof. Because the upper and lower cladding layers, 27 and 29, have a function to confine carriers electrically within the active area in addition to the function to confine light within the active layer, the carrier injection from the emitter area 17 into the active area 15 may be effective. The upper and lower cladding layers, 27 and 29, may be preferably made of insulating and/or semi-insulating material, or semiconductor material having the conduction type thereof opposite to the carriers; specifically, when the carriers are electrons, the upper and lower cladding layers, 27 and 29, may be made of p-type semiconductor material. The electrode area 20, in particular, the metal 26 thereof is in contact to the side 15c of the active area 15 and forms the non-rectified contact against the active area 15.

[0038] The upper and lower cladding layers, 27 and 29, have refractive indices thereof smaller than the refractive index of the active area 15 in an average. Also, the emitter area 17 has refractive indices smaller than the average refractive index in the active area 15. Thus, this arrangement of the refractive index in the emitter area 17 and the active area 15 may laterally confine light generated in the active area 15; while, the arrangement of the upper and lower cladding layers, and the active area 15 may vertically confine the light within the active area 15.

[0039] Several modifications of the semiconductor laser 12 will be described as referring back to FIG. 5.

[0040] Arrangement A1

The arrangement A1 for the semiconductor laser 12a, which traces the semiconductor laser 12, provides the metal 36 including a first portion 36a and a second portion 36b, where the second portion 36b is in contact to the side 15c of the mesa MS, namely, the side of the upper and lower cladding layers, 27 and 29, and that of the active area 15. The first portion 36a is directly in contact to the top surface 15a of the substrate 15. The semiconductor laser 12a further provides the first electrode 31a in the top of the emitter area 17, while the first portion 36a of the metal 36 gives the function of the second electrode 32b. The carriers C1 injected from the first electrode 31a into the emitter area 17 come within the active area 15 and the active area 15 exhausts the carriers C2 into the second portion 36b of the metal.

[0041] Arrangement B1

The arrangement B1, which corresponds to the arrangement B in FIG. 1, has a feature that the emitter area 17 provides two portions, 33a and 33b, where the former portion 33a is directly in contact to the top surface 13a of the substrate 13 and the side 15b of the mesa MS, namely, the sides of the upper and lower cladding layers, 27 and 29, and the side of the active area 15; while, the latter portion 33b is provided on the first portion 33a. The first portion 33a, as shown in FIG. 2 gives the energy level E17 of the bottom of the conduction band that is substantially equal to or higher than the upper energy level E3 in the well layers, 21a and 21b. The second portion 33b has the refractive index smaller than the equivalent refractive index of the active area 15. Thus, the arrangement of the double semiconductor layers, 33a and 33b, may enhance the carrier injection into the well layers, 21a and 21b, in the active area 15 without degrading the optical confinement within the active area 15, where the arrows, C3 and C4, indicate the carrier flowing from the first electrode 31a to the second electrode 32b as those in the arrangement B of the aforementioned embodiment.

[0042] Arrangement C1

The arrangement C1 in FIG. 5, which corresponds to the arrangement C in FIG. 1, has a feature that the substrate 13 is electrically conductive and the second electrode 32c is provided in the back surface 13e of the substrate 13. Because of the electrical isolation of the emitter area 17 and the mesa MS from the second electrode 32c, the semiconductor laser 12c provides the isolation area between the emitter area 17 and the substrate 13, and between the mesa MS and the substrate 13, that is, the isolation area 37 is provided beneath the emitter area 17 and the mesa MS. Removing the lower cladding layer 29, the isolation area 37 in a portion beneath the mesa MS may show the function of the lower cladding layer. The emitter area 17, similar to the arrangement B1, provides the double layers, 33a and 33b, made of semiconductor materials whose functions are same with those in the arrangement B1.

[0043] Arrangement D

Still another arrangement is described as referring to FIG. 6. The semiconductor laser 12d also provides the electrically conductive substrate 13 and the isolation area 37 to isolate the emitter area 17 and the mesa MS electrically from the substrate 13. The isolation area 37 may show the function of the lower cladding layer 29 against the active area 15. In such a case, the lower cladding layer 29 may be removed.

[0044] The semiconductor laser 12d provides an upper cladding layer 28 that includes a first portion 28a and a second portion 28b, where the former portion 28a is in contact to the emitter area 17, while, the latter portion 28b is in contact to the electrode area 20. A feature of the upper cladding layer 28 of the embodiment is that the first portion 28a has a thickness H1 greater than a thickness H2 of the second portion 28b. Specifically, the former thickness H1 may be, for instance, 1 to 5 μm , while the latter thickness H2

is, for instance, 0.2 to 2.0 μm . The first and second portions, 28a and 28b, may have widths, W1 and W2, from 1 to 5 μm , where the former width W1 of the first portion 28a is wider than the latter width W2 of the second portion 28b. Accordingly, the light propagating along the mesa MS may show a profile P whose peak is offset toward the emitter area 17.

[0045] Fourth Embodiment

Next, processes of forming the semiconductor lasers, 12a to 12d, according to the modified arrangements will be described. As FIG. 7 indicates, the process first grows semiconductor layers, 41 to 43, for the lower cladding layer 29, the active area 15, and the upper cladding layer 27 sequentially on the substrate 13 by, for instance, the MOCVD or MBE technique. The layer 41, which is grown for the lower cladding layer 29, may be made of InP doped with iron (Fe). The layer 42 includes unit cells each having four layers of the quantum well structure. The layer 43 may be also made of InP doped with iron. Thus, the semiconductor stack 40 for the mesa MS is formed.

[0046] Then, the process prepares a first mask M1, which may be made of silicon nitride (SiN), on the semiconductor stack 40 for forming the first stripe S1, FIG. 7(b). The first mask M1 provides an opening M1A above the second area 13c. A portion of the semiconductor stack 40 exposed in the opening M1A is fully etched so as to expose the top surface 13a of the substrate 13, which forms the first stripe S1 as shown in FIG. 7(c). Subsequently, the process carries out the selective growth in the second area 13c without removing the first mask M1 left on the first stripe S1, as shown in FIG. 7(d). The selective growth sequentially grows the first semiconductor layer 33a, which may be made of silicon (Si) doped AlInAs, and the second semiconductor layer 33b, which may be made of also Si doped InP. The first semiconductor layer 33a preferably has a thickness for electrons not to tunnel therethrough, specifically, thicker than 10 nm. After the selective growth of the semiconductor layers, 33a and 33b, the process removes the first mask M1.

[0047] Then, the second stripe S2 is formed. As FIG. 8(a) indicates, the process prepares the second mask M2, which may be made of also silicon nitride (SiN), on the emitter area 17 and the semiconductor stack 40. The second mask M2 provides an opening M2A in a portion corresponding to the electrode area 20, within which the top surface of the semiconductor stack 40 is exposed. Using the second mask M2 thus prepared, the process removes a part of the semiconductor stack 40 corresponding to the electrode area 20 until the top surface 13a of the substrate 13 appears. After the removal of the semiconductor stack 40, the second mask M2 is removed as shown in FIG. 8(b). Subsequently, the process prepares a third mask M3, which is shown in FIG. 8(c), where the third mask M3, which may be made of resin, typically a photoresist, provides an opening M3A on the emitter area 17 and another opening M3B in the electrode area

20. The first electrode 31a is deposited within the opening M3A, which is on the second semiconductor layer 33b in the emitter area 17, and the metal 36 is deposited within the other opening M3B on the substrate 13 each by sequential processes of the metal evaporation and the subsequent lift-off technique that removes portions of the evaporated metal left on the third mask M3 concurrently with the removal of the third mask M3. Thus, an intermediate device SP1 for the semiconductor laser 12 may be obtained, as shown in FIG. 8(d).

[0048] Grinding the back surface of the substrate 13, and cleaving the substrate 13, laser bars each including semiconductor lasers may be formed. The process for the semiconductor laser 12 thus described may further grow, in the step shown in FIG. 7(c), an intermediate semiconductor layer between the first and second semiconductor lasers, 31a and 31b. The intermediate semiconductor layer has bandgap energy between those of AlInAs of the first semiconductor layer 33a and InP of the second semiconductor layer 33b, where the intermediate semiconductor layer may be made of AlGaInAs as a typical example. Such an arrangement of the semiconductor layers in the emitter area 17 may effectively reduce the band offset between the first and second semiconductor layers, 33a and 33b, and the semiconductor laser 12 may be operable in further reduced biases.

[0049] Next, another process of forming the semiconductor laser 12d shown in FIG. 6 will be described as referring to FIGs. 9A to 9D. Subsequent to the processes from that shown in FIG. 7(a) to that shown in FIG. 7(d), that is, after forming the first stripe S1 and removing the first mask M1, the process prepares a mask MK, which may be made of also silicon nitride (SiN), on the emitter area 17 and the semiconductor stack 40. The mask MK provides an opening MA that exposes a portion of the top surface of the semiconductor layer 43 in the first area 13b and the top surface of the semiconductor layer 43 in the third area 13d. Using the mask MK, the third semiconductor layer 43 is half etched, as shown in FIG. 8(a). That is, the etching does not expose the second semiconductor layer 43. After the partial etching of the third semiconductor layer 43, the process fully removes the mask MK. Then, the second mask M2P, which may be made of silicon nitride (SiN), covers the first area 13b and the second area 13c. That is, the second mask M2P exposes the top surface of the third semiconductor layer 43 in the third area 13d, where the exposed third semiconductor layer 43 is half etched in the preceding step. Then, the third to first semiconductor layers, 43 to 31, on the third area 13d are sequentially etched using the second mask M2P so as to expose the substrate 13, which forms the second stripe S2P as shown in FIG. 9(b). After the etching, the process fully removes the second mask M2P.

[0050] Next, as FIG. 9(c) indicates, the process further prepares still another mask M3P, which may be made of resin, typically a photoresist, that provides an opening M3C in

the second area 13c for forming the electrode 31a and another opening M3D in the third area 13d for forming the metal 36. Deposition of the metal within the openings, M3C and M3D, by the metal evaporation and the subsequent lift-off process form the electrode 31d and the metal 36 in respective areas, 13c and 13d. Thus, the intermediate device SP2 for the semiconductor laser 12d may be formed. Grinding the back surface of the substrate and cleaving the substrate, laser bars each including the semiconductor lasers are completed.

[0051] When the semiconductor lasers 12c which provides the electrode 32c in the back surface of the electrically conductive substrate 13, the process for forming the semiconductor stack 40 grows an semi-insulating InP directly on the substrate 13 in advance to grow the first semiconductor layer 41. Then, portions of the semi-insulating InP layer in the third area 13d are removed by the sequential processes of the photolithography and the selective etching of the semi-insulating InP layer in the third area. Then, the process may form the semiconductor stack for the mesas, S1 and S2, perform the processes subsequent to that shown in FIG. 7(b). In an alternative, the process may leave the semi-insulating InP layer and grow the semiconductor layers, 41 to 43, for the semiconductor stack 40 on the left semi-insulating InP layer; but, the process shown in FIG. 8(c) or 9C etches not only the semiconductor layers, 41 to 43, in the third area 13d but the semi-insulating InP layer left beneath the first semiconductor layer 41 so as to expose the surface of the conductive substrate 13. Thus, the semiconductor laser 12c having the conductive substrate 13, or the back electrode 32c may be obtained.

[0052] The semiconductor laser according to the present invention has a feature distinguishable from those of quantum cascade lasers in that the injected carriers are laterally transported within the well layers, which means that no potential barriers exist along the transportation of the carriers. Accordingly, the semiconductor layer of the invention may be operable by relatively lower biases. Also, the semiconductor laser of the invention may enhance the optical gain by providing a plurality of the quantum well structure 21 without increasing the operational bias. Even the semiconductor layer provides a lot of unit cells each having the quantum well structure 21 to enhance the optical gain thereof, the operational bias is unnecessary to be increased. Thus, the semiconductor laser of the invention may save power consumption compared with conventional cascade lasers that show lesser efficiency due to the tunneling of the carriers through the barrier layers.

[0053] In the foregoing detailed description, the method and apparatus of the present invention have been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present

invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.

Claims

- [Claim 1] A semiconductor laser, comprising:
a substrate;
an active area provided on the substrate, the active area including a quantum well structure;
an emitter area provided on the substrate, the emitter area having a first conduction type; and
a collector area provided on the substrate, the collector area having the first conduction type, the emitter area and the collector area sandwiching the active area therebetween,
wherein the quantum well structure causes a radiative transition of carrier of the first conduction type between a higher energy level to a lower energy level, the higher energy level being lower than or equal to an energy level of the carriers in the emitter area, the lower energy level being higher than or equal to an energy level of the carriers in the collector area.
- [Claim 2] The semiconductor laser of claim 1,
wherein the quantum well structure includes at least one unit cell comprising two well layers, two outer barrier layers, and an inner barrier layer, the inner barrier layer being arranged between the well layers, the inner barrier layer and the well layers being arranged between the outer barrier layers,
wherein the well layers, the outer barrier layers, and the inner barrier layer are stacked on the substrate.
- [Claim 3] The semiconductor laser of claim 2,
wherein the quantum well structure includes a plurality of unit cells each sequentially stacked on the substrate, and
wherein the outer barrier layers in the respective unit cells have thicknesses greater than a thickness of the inner barrier layer in the respective unit cells.
- [Claim 4] The semiconductor laser of claim 3,
wherein the outer barrier layers, the inner barrier layer, and the well layers in the respective unit cells have thicknesses of 10 nm, 2 nm, and 4 nm, respectively.
- [Claim 5] The semiconductor laser of claim 3,
wherein the well layers are made of InGaAs, and the inner barrier layer and the outer barrier layers are made of AlInAs.

- [Claim 6] The semiconductor laser of claim 3,
wherein the quantum well structure further provides a relaxation energy level lower than the lower energy level but equal to or higher than the energy level of the carriers in the collector area.
- [Claim 7] The semiconductor laser of claim 6,
wherein the higher energy level and the lower energy level have a difference greater than a difference between the lower energy level and the relaxation energy level.
- [Claim 8] The semiconductor laser of claim 2
wherein the outer barrier layers are doped with impurities showing the first conduction type.
- [Claim 9] The semiconductor laser of claim 1,
further including a lower cladding layer and an upper cladding layer sandwiching the active area therebetween;
wherein the lower cladding layer, the active area, and the upper cladding layer form a mesa arranged between the emitter area and the collector area on the substrate, the emitter area being in contact to a side of the mesa, the collector area being in contact to another side of the mesa,
wherein the upper cladding layer and the lower cladding layer electrically confine the carriers coming from the emitter area and outgoing to the collector area within the active area.
- [Claim 10] The semiconductor laser of claim 9,
wherein the lower cladding layer and the upper cladding layer optically confine light within the active area, where the light is generated in the well layers by the radiative transition of the carriers.
- [Claim 11] The semiconductor laser of claim 9,
wherein the emitter area includes a first semiconductor layer and a second semiconductor layer, the first semiconductor layer being directly in contact to the side of the mesa and a top surface of the substrate, the second semiconductor layer being provided on the first semiconductor layer.
- [Claim 12] The semiconductor laser of claim 1,
wherein the emitter area provides a first electrode and the collector area provides a second electrode, the carriers being injected into the active area from the first electrode through the emitter area and extracted to the second electrode through the collector area.
- [Claim 13] The semiconductor laser of claim 12,

wherein the collector area provides a third semiconductor layer and a fourth semiconductor layer, the third semiconductor being directly in contact to the another side of the mesa.

[Claim 14] The semiconductor laser of claim 13, further including an isolation area between the substrate and the emitter area, and between the substrate and the mesa, the isolation area electrically isolating the emitter area and the mesa from the substrate, wherein the substrate is made of electrically conductive material, and the second electrode is provided in a back surface of the substrate.


[Claim 15] The semiconductor laser of claim 12, wherein the second electrode in the collector area is directly in contact to the another side of the mesa without interposing any semiconductor materials.

[Claim 16] The semiconductor laser of claim 15, further including a lower cladding layer and an upper cladding layer sandwiching the active area therebetween; wherein the lower cladding layer, the active area, and the upper cladding layer form a mesa arranged between the emitter area and the collector area on the substrate, the emitter area being in contact to a side of the mesa, the second electrode in the collector area being in directly contact to another side of the mesa, wherein the upper cladding layer and the lower cladding layer electrically confine the carriers coming from the emitter area and outgoing to the collector area within the active area.


[Claim 17] The semiconductor laser of claim 16, wherein the upper cladding layer provides a first portion and a second portion, the first portion being directly in contact to the emitter area and the second portion being directly in contact to the second electrode in the collector area, and wherein the first portion has a thickness greater than a thickness of the second portion.

[Claim 18] The semiconductor laser of claim 16, wherein the emitter area includes a first semiconductor layer and a second semiconductor layer, the first semiconductor layer being in directly contact to the mesa and the substrate, the second semiconductor layer being provided on the first semiconductor layer, the first electrode being provided on the second semiconductor layer.


[Fig. 1]




[Fig. 2]




[Fig. 3]

Fig. 3





[Fig. 4]

Fig. 4



[Fig. 5]







[Fig. 7]



[Fig. 8]



[Fig. 9]



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2016/004125

A. CLASSIFICATION OF SUBJECT MATTER		
Int.Cl. H01S5/042 (2006.01) i, H01S5/227 (2006.01) i, H01S5/34 (2006.01) i		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Int.Cl. H01L33/00-33/46, H01S5/00-5/50		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Published examined utility model applications of Japan 1922-1996 Published unexamined utility model applications of Japan 1971-2016 Registered utility model specifications of Japan 1996-2016 Published registered utility model applications of Japan 1994-2016		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2013-149665 A (SUMITOMO ELECTRIC INDUSTRIES, LTD.) 2013.08.01, the whole document & US 2013/0182736 A1, the whole document	1-18
A	JP 2012-151291 A (TOSHIBA CORPORATION) 2012.08.09, the whole document & US 2012/0181504 A1, the whole document	1-18
A	WO 95/15022 A1 (THE FURUKAWA ELECTRIC CO., LTD.) 1995.06.01, the whole document & US 5739543 A, the whole document	1-18
A	JP 2013-165152 A (NIPPON TELEGRAPH AND TELEPHONE CORPORATION) 2013.08.22, the whole document (no family)	1-18
☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
15.11.2016		29.11.2016
Name and mailing address of the ISA/JP		Authorized officer
Japan Patent Office		TAKAMUKU Kenshi
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan		2K 3715
		Telephone No. +81-3-3581-1101 Ext. 3255