

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(10) International Publication Number

WO 2013/059189 A2

(43) International Publication Date

25 April 2013 (25.04.2013)

WIPO | PCT

(51) International Patent Classification:

G06F 21/74 (2013.01) G06F 21/57 (2013.01)

(21) International Application Number:

PCT/US2012/060412

(22) International Filing Date:

16 October 2012 (16.10.2012)

HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13/277,063 19 October 2011 (19.10.2011) US

(71) Applicant (for all designated States except US): GOOGLE INC. [US/US]; 1600 Amphitheatre Parkway, Mountain View, California 94043 (US).

(72) Inventor; and

(71) Applicant (for US only): NORTHUP, Eric R. [US/US]; 117 N 40th Street, Seattle, Washington 98103 (US).

(74) Agents: JUBANG, Mandy et al.; Fish & Richardson P.C., P.O. Box 1022, Minneapolis, Minnesota 55440-1022 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- without international search report and to be republished upon receipt of that report (Rule 48.2(g))

(54) Title: DEFENSIVE TECHNIQUES TO INCREASE COMPUTER SECURITY




FIG. 1

(57) Abstract: Among other disclosed subject matter, a computer-implemented method includes initializing a first descriptor table and a second descriptor table. The first descriptor table is associated with a first permission level and the second descriptor table is associated with a second permission level that is different from the first permission level. The first descriptor table and the second descriptor table are associated with a hardware processor and initialized by an operating system kernel. The method also includes providing a memory address associated with the first descriptor table, in response to a descriptor table address request. The descriptor table address request is provided by a software process. The method also includes updating the second descriptor table, in response to an update request.

WO 2013/059189 A2

DEFENSIVE TECHNIQUES TO INCREASE COMPUTER SECURITY

BACKGROUND

[001] This specification relates computer security.

[002] A computer system can be compromised by hostile software applications or processes (e.g., malware, viruses, etc.). A hostile software application can cause an operating system kernel to write data to memory locations specified by the hostile software application. For example, the hostile software application can exploit defects and/or vulnerabilities associated with an operating system and cause the operating system kernel to modify the instructions associated with the kernel (e.g., insert a backdoor that allows a user or other software to circumvent security measures or that grants a user or software improper access). As another example, the hostile software application can cause the operating system kernel to modify data stored in various data structures or tables used by the Central Processing Unit (CPU) or operating system (e.g., an interrupt descriptor table, global descriptor table, etc.). In addition, the hostile software application can exploit the defects and/or vulnerabilities associated with an operating system to determine the location of a resource associated with the CPU or operating system (e.g., an interrupt descriptor table or a global descriptor table) using commands associated with the CPU. For example, the hostile software application can use the SIDT instruction to cause the CPU to provide the address of the interrupt descriptor table.

20

SUMMARY

[003] This specification describes technologies relating to defensive techniques for improving computer security. The system can initialize a descriptor table (e.g., interrupt descriptor table or a global descriptor table) and map the descriptor table to a different memory locations. One mapping of the descriptor table can be associated with read-write permissions and a second mapping of the descriptor table can be associated with read-only permissions. The system can provide the address of the read-only descriptor table (e.g., the second mapping) to the CPU. When the CPU receives a command to return the value of the descriptor table, the CPU can provide the address of the read-only descriptor table. When the operating system kernel receives a valid instruction to update the descriptor table (e.g., an

instruction from a trusted process or from the operating system as opposed to an instruction from a hostile software application), the operating system kernel can access the descriptor table and update the values of the descriptor table.

[004] In general, one innovative aspect of the subject matter described in this specification can be embodied in methods that include the actions of: initializing a first descriptor table and a second mapping of the descriptor table, wherein the first mapping of the descriptor table is associated with a first permission level and wherein the second mapping of the descriptor table is associated with a second permission level that is different from the first permission level and wherein the first descriptor table and the second descriptor table are associated with a hardware processor and initialized by an operating system kernel; in response to a descriptor table address request, providing a memory address associated with the first descriptor table, wherein the descriptor table address request is provided by a software process; and in response to an update request, updating the second descriptor table.

[005] Another innovative aspect of the subject matter described in this specification can be embodied in methods that include the actions of: initializing a descriptor table, wherein the descriptor table is initialized by an operating system kernel and is associated with a hardware processor; changing a permission level associated with the descriptor table to a first permission level; and in response to an update request, changing the permission level associated with the descriptor table to a second permission level, wherein the second permission level is greater than the first permission level; updating the descriptor table while the descriptor table is associated with the second permission level, wherein the updating is based on the update request; and after updating the descriptor table, changing the permission level associated with the descriptor table to the first permission level, wherein the operating system kernel changes the permission level associated with the descriptor table.

[006] Particular embodiments of the subject matter described in this specification can be implemented so as to realize one or more of the following advantages. For example, network and computer security can be increased by preventing a hostile software application or malware from accessing or modifying data structures used by the CPU and/or OS Kernel (e.g., interrupt descriptor tables and global descriptor tables). In addition, the operating system can be more easily debugged because unintended overwriting of a descriptor table can be reduced or prevented.

[007] The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.

5 BRIEF DESCRIPTION OF THE DRAWINGS

[008] FIG. 1 illustrates an example system to improve computer security.
[009] FIG. 2 is a flowchart of an example process for improving computer security.
[0010] FIG. 3 is a flowchart of an example process for improving computer security.
[0011] Like reference numbers and designations in the various drawings indicate like
10 elements.

DETAILED DESCRIPTION

[0012] FIG. 1 illustrates an example system 100 for improving computer security. The system 100 includes a CPU 102, a descriptor table register 104, a descriptor table 106, a first mapping of the descriptor table 107, an aliased descriptor table 108, a memory map 110, 15 an operating system kernel 112 and software processes 114. The CPU 102 can be various types of computer processors. For example, the CPU 102 can be an x86 processor, an x86 compatible processor or a 64 bit descendant of the x86 processor (e.g., Intel Core 2 or AMD Opteron). Other CPUs can be used.

[0013] The CPU 102 can include a descriptor table register 104 (“DT register”) that stores the memory address of an associated descriptor table 106. For example, the CPU 102 can include an interrupt descriptor table register that stores the memory address of an interrupt descriptor table. Although FIG. 1 illustrates a single DT register 104, the CPU 102 can include multiple DT registers 104 that correspond to various descriptor tables 106. For example, in addition to the interrupt descriptor table register, the CPU 102 can include a global descriptor table register that stores the memory address associated with a global descriptor table. The DT register 104 can store a physical memory address or a virtual memory address.
25

[0014] The value stored in the DT register 104 can be programmed by the operating system kernel 112. For example, during the initialization of the system 100 (e.g., at boot-time), the operating system kernel 112 can store the memory address associated with the
30

aliased descriptor table 108 (e.g., a virtual memory address). In some implementations, the value stored in the DT register 104 can be programmed at times other than initialization.

[0015] The memory map 110 can be a memory management module associated with the CPU 102 that describes how memory is organized (e.g., a virtual memory map). For example, the memory map 110 can include information that describes the memory size, areas of memory that are reserved for operating system use and/or areas of memory that can be used or accessed by software processes 114. In addition, the memory map 110 can be used to specify whether a memory address is associated with a read-only permission or a read-write permission. For example, the operating system kernel 112 can modify the memory map 110 to change the permissions associated with the descriptor table 106 or the aliased descriptor table 108. In addition, the memory map 110 can be used by the CPU 102 or a memory manager associated with the CPU 102 to interpret a logical/virtual memory address to a physical memory address.

[0016] The descriptor table 106 can include memory addresses associated with various software routines or data structures, memory segment descriptors, mechanisms for changing privilege levels associated with the CPU (e.g., “call gates”) and other data, for instance. For example, the descriptor table 106 can be an interrupt descriptor table that can be used to implement an interrupt vector table. In some implementations, the interrupt descriptor table includes memory addresses associated with interrupt handlers, which can be software processes or routines that process interrupts (e.g., hardware interrupts, software interrupts and/or processor exceptions (collectively referred to as “interrupts”)) as they are triggered. For example, the interrupt descriptor table can store a memory address associated with an interrupt handler (“T0_Int_Handler”) in a location within the table that corresponds with a timer interrupt. When the timer interrupt is triggered, the operating system can access the interrupt descriptor table and determine that T0_Int_Handler should be executed in response to the timer interrupt.

[0017] Using the memory map 110, the descriptor table 106 can be associated with various permission levels. For example, the descriptor table 106 can have a read-only permission that prevents the descriptor table 106 and the values stored in the descriptor table 106 from being modified. In addition, the descriptor table 106 can have a read-write permission that allows the descriptor table 106 and the values stored in the descriptor table

106 to be modified. The permission level associated with the descriptor table 106 can be modified by the operating system kernel 112. For example, the operating system kernel 112 can use the memory map 110 to change the permission of the descriptor table 106 from read-write to be read-only.

5 [0018] The descriptor table 106 can be located at various physical memory addresses. For example, the descriptor table 106 can be created by the operating system kernel 112 or CPU 102 at random memory addresses. In addition, the descriptor table 106 can be created at a fixed memory address. In addition, the descriptor table 106 can be mapped from a physical memory location to a virtual memory location by the memory map 110 (e.g., the mapped descriptor table 107). The mapped descriptor table 107 can point back to the descriptor table 106 and the values included in the mapped descriptor table 107 can reflect the values included in the descriptor table 106. For example, if a value included in the descriptor table 106 is changed, the mapped descriptor table 107 is also updated to reflect the changed value.

10 [0019] The descriptor table 106 can be mapped to a second address using the memory map 110 (e.g., the aliased descriptor table 108). For example, the descriptor table 106 can be mapped to a second virtual address that points to the physical memory address associated with the descriptor table 106. Similar to the mapped descriptor table 107, the values included in the aliased descriptor table 108 can reflect the values included in the descriptor table 106 (and the mapped descriptor table 107).

15 [0020] The descriptor table 106, the mapped descriptor table 107 and the aliased descriptor table 108 can be associated with different permissions. For example, the descriptor table 106 and the mapped descriptor table 107 can be associated with read-write permission and the aliased descriptor table 108 can be associated with a read-only permission. In addition, the permission level associated with the descriptor table 106, the mapped descriptor table 107 and the aliased descriptor table 108 can be modified by the operating system kernel 112. For example, the operating system kernel 112 can set the permission level associated with the aliased descriptor table 108 to be read-only and can set the permission level associated with the descriptor table 106 to be read-write. The aliased descriptor table 108 can be accessed by the CPU and/or the operating system kernel 112. In

some implementations, the system 100 does not include mapped descriptor table 107 and/or the aliased descriptor table 108.

[0021] The CPU 102 can include instructions that cause it to provide the memory address of the descriptor table 106. For example, the CPU 102 can include an instruction that causes it to return the value stored in the DT register 104 (e.g., a SDT instruction). In some implementations, the SDT instruction can be a Store Interrupt Descriptor Table instruction (SIDT) that returns the memory address associated with the interrupt descriptor table or a Store Global Descriptor Table instruction (SGDT) that returns the memory address associated with the global descriptor table. The instructions can be used by the operating system kernel 112. A software application or process 114 can exploit a defect or vulnerability in the operating system and cause the operating system kernel 112 to issue the SDT instruction.

[0022] The operating system kernel 112 can be any appropriate type of operating system kernel. The operating system kernel 112 can manage the CPU's resources and/or other hardware resources associated with system 100. The operating system kernel 112 can interact with software processes 114 executed on the system 100. For example, the operating system kernel 112 can receive instructions from the software processes 114 and interact with the CPU 102 and/or hardware resources associated with the system 100 on behalf of the software processes 114 (e.g., exchange data with data port or a peripheral device).

[0023] The software processes 114 can be one or more software applications or processes that interact with the operating system kernel 112. In some implementations, a software process 114 can cause the CPU 102 to provide the memory addresses associated with the descriptor table 106. For example, the software process 114 use the SIDT instruction to cause the CPU 102 to return the value store in the DT register 104 associated with the interrupt descriptor table.

[0024] FIG. 2 is a flowchart of an example process 200 for improving computer security. The process 200 begins by creating and initializing a descriptor table (at 202). For example, when the CPU 102 is initialized (e.g., at boot-time), the operating system kernel 112 or firmware associated with the operating system kernel 112 can create and initialize the descriptor table 106. The firmware or operating system kernel 112 updates the values of the descriptor table 106 to include memory locations associated with software routines that are

executed when an interrupt is triggered (e.g., “interrupt handlers”). The operating system kernel 112 can map the descriptor table 106 to a first virtual memory address (e.g., the mapped descriptor table 107). The operating system kernel 112 can create a second mapping of the initialized descriptor table 106 (e.g., the aliased descriptor table 108). The operating system kernel 112 can locate the mapped descriptor table 107 and the aliased descriptor table 108 at different virtual memory addresses. For example, the operating system kernel can use the memory map 110 to locate the mapped descriptor table 107 at a first virtual memory address and map the aliased descriptor table 108 at a second virtual memory address that is different from the first virtual memory address. In some implementations, the operating system kernel 112 creates the mapped descriptor table 107 and the aliased descriptor table 108 at a random memory location. In some implementations, the mapped descriptor table 107 is not included and is not used.

[0025] The permission levels associated with the descriptor table are updated (at 203). For example, the operating system kernel 112 can set the permission level associated with the aliased descriptor table 108 to be read-only and the permission level associated with descriptor table 106 and the mapped descriptor table 107 to be read-write. In some implementations, the operating system kernel 112 sets the permission levels associated with the descriptor table 106, the mapped descriptor table 107 and the aliased descriptor table 108 using the memory map 110.

[0026] The operating system kernel updates the DT register (at 204). For example, the operating system kernel 112 can update the DT register 104 to store the memory address associated with the aliased descriptor table 108 (e.g., the virtual memory address associated with the aliased descriptor table 108).

[0027] The process 200 can continue by receiving an instruction to return the memory address associated with the descriptor table (at 206). For example, the CPU 102 can receive a SDT instruction from the operating system kernel 112 or a software application 114. In some implementations, the SDT instruction is an SIDT instruction or a SGDT instruction.

[0028] In response to the instruction, the CPU returns the memory address stored in the DT register (at 208). For example, in response to the SDT instruction, the CPU 102 can provide the memory address associated with the aliased descriptor table 108, which was

stored in the DT register 104 at 204. Although the memory address of the aliased descriptor table 108 is returned by the CPU 102, a hostile software application 114 cannot exploit this information because the aliased descriptor table 108 is associated with read-only permissions. If a hostile software application 114 attempts to use the memory address of the aliased descriptor table 108 returned at 208 to write data into the descriptor table 106, the operating system kernel 112 or the memory map 110 generates an error (e.g., a permission fault) and prevents the hostile software application from writing data into the descriptor table 106. Therefore, a hostile software application cannot modify the values or contents of the descriptor table 106.

10 [0029] Alternatively, the process 200 can receive an instruction to update the data stored in the descriptor table (at 210). For example, the operating system kernel 112 can receive an instruction that the descriptor table 106 should be updated. In some implementations, the operating system kernel 112 can receive the instruction to update the descriptor table from an operating system function (e.g., a hardware manager).

15 [0030] In response to the instruction, the operating system kernel can update the descriptor table (at 212). For example, the operating system kernel 112 can access the mapped descriptor table 107, which is associated with read-write permissions, and update a value associated with a particular entry in the mapped descriptor table 107. Because the mapped descriptor table 107 is a mapping of the descriptor table 106, the values included in 20 the descriptor table 106 and the aliased descriptor table 108 are updated. In some implementations, the operating system kernel 112 accesses the descriptor table 106 and updates the values in the descriptor table 106.

25 [0031] FIG. 3 is a flowchart of an example process 300 for improving computer security. The process 300 begins by initializing the descriptor table (at 302). For example, the operating system kernel 112 can create a descriptor table 106 (e.g., an interrupt descriptor table or a global descriptor table) and initialize the descriptor table 106 to include the appropriate data values (e.g., memory addresses associated with interrupt handlers or characteristics associated with various memory segments). In some implementations, the operating system kernel 112 initializes the descriptor table 106 at boot-time. The operating system kernel 112 can change the permissions associated with the descriptor table 106 to be 30 read-only.

[0032] The operating system kernel 112 can update the DT register (at 303). For example, the operating system kernel 112 can store the memory address associated with the descriptor table 106 in the DT register 104.

[0033] The process 300 can continue by receiving an instruction to provide the memory address associated with the descriptor table (at 304). For example, the CPU 102 can receive a SDT instruction from the operating system kernel 112 or a software application 114. In some implementations, the SDT instruction is an SIDT instruction or a SGDT instruction. In response to the instruction, the CPU returns the memory address stored in the DT register (e.g., the memory address of the descriptor table 106) (at 306). Although the memory address of the descriptor table 106 is returned by the CPU 102, a hostile software application 114 cannot exploit this information because the descriptor table 106 is associated with read-only permissions. If a hostile software application 114 attempts to write data into the descriptor table 106, the operating system kernel 112 or the memory map 110 generates a permission fault. Therefore, a hostile software application cannot modify the values or contents of the descriptor table 106.

[0034] Alternatively, the process 300 can receive an instruction to update the data stored in the descriptor table (at 308). For example, the operating system kernel 112 can receive an instruction that the descriptor table 106 should be updated. In some implementations, the operating system kernel 112 can receive the instruction from an operating system function (e.g., a hardware manager).

[0035] In response to the instruction, the operating system kernel can change the permission level associated with the descriptor table (at 310). For example, the operating system kernel 112 can change the permission level associated with the descriptor table 106 from read-only to be read-write.

[0036] After the permission level associated with the descriptor table has been updated, the descriptor table can be updated (at 312). For example, the operating system kernel 112 can update a value associated with a particular entry in the descriptor table 112. After the descriptor table is updated, the permission level associated with the descriptor table can be changed (at 314). For example, after the descriptor table 106 has been updated to include a new value, the operating system kernel can change the permission level associated with the descriptor table to be read-only.

[0037] Embodiments of the subject matter and the operations described in this specification can be implemented in digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this specification and their structural equivalents, or in combinations of one or more of them. Embodiments of the subject matter described in this specification can be implemented as one or more computer programs, i.e., one or more modules of computer program instructions, encoded on computer storage medium for execution by, or to control the operation of, data processing apparatus. Alternatively or in addition, the program instructions can be encoded on an artificially-generated propagated signal, e.g., a machine-generated electrical, optical, or electromagnetic signal, that is generated to encode information for transmission to suitable receiver apparatus for execution by a data processing apparatus. A computer storage medium can be, or be included in, a computer-readable storage device, a computer-readable storage substrate, a random or serial access memory array or device, or a combination of one or more of them. Moreover, while a computer storage medium is not a propagated signal, a computer storage medium can be a source or destination of computer program instructions encoded in an artificially-generated propagated signal. The computer storage medium can also be, or be included in, one or more separate physical components or media (e.g., multiple CDs, disks, or other storage devices).

[0038] The operations described in this specification can be implemented as operations performed by a data processing apparatus on data stored on one or more computer-readable storage devices or received from other sources.

[0039] The term “data processing apparatus” encompasses all kinds of apparatus, devices, and machines for processing data, including by way of example a programmable processor, a computer, a system on a chip, or multiple ones, or combinations, of the foregoing. The apparatus can include special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application-specific integrated circuit). The apparatus can also include, in addition to hardware, code that creates an execution environment for the computer program in question, e.g., code that constitutes processor firmware, a protocol stack, a database management system, an operating system, a cross-platform runtime environment, a virtual machine, or a combination of one or more of them. The apparatus and

execution environment can realize various different computing model infrastructures, such as web services, distributed computing and grid computing infrastructures.

[0040] A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including 5 compiled or interpreted languages, declarative or procedural languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, object, or other unit suitable for use in a computing environment. A computer program may, but need not, correspond to a file in a file system. A program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a 10 markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub-programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network.

[0041] The processes and logic flows described in this specification can be performed 15 by one or more programmable processors executing one or more computer programs to perform actions by operating on input data and generating output. The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC 20 (application-specific integrated circuit).

[0042] Processors suitable for the execution of a computer program include, by way 25 of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read-only memory or a random access memory or both. The essential elements of a computer are a processor for performing actions in accordance with instructions and one or more memory devices for storing instructions and data. Generally, a computer will also include, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic, magneto-optical disks, or optical disks. However, a computer need not have such devices. Moreover, a 30 computer can be embedded in another device, e.g., a mobile telephone, a personal digital assistant (PDA), a mobile audio or video player, a game console, a Global Positioning

5 System (GPS) receiver, or a portable storage device (e.g., a universal serial bus (USB) flash drive), to name just a few. Devices suitable for storing computer program instructions and data include all forms of non-volatile memory, media and memory devices, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices; magnetic disks, e.g., internal hard disks or removable disks; magneto-optical disks; and CD-ROM and DVD-ROM disks. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.

10 [0043] To provide for interaction with a user, embodiments of the subject matter described in this specification can be implemented on a computer having a display device, e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor, for displaying information to the user and a keyboard and a pointing device, e.g., a mouse or a trackball, by which the user can provide input to the computer. Other kinds of devices can be used to provide for interaction with a user as well; for example, feedback provided to the user can be any form of sensory feedback, e.g., visual feedback, auditory feedback, or tactile feedback; 15 and input from the user can be received in any form, including acoustic, speech, or tactile input. In addition, a computer can interact with a user by sending documents to and receiving documents from a device that is used by the user; for example, by sending web pages to a web browser on a user's client device in response to requests received from the web browser.

20 [0044] Embodiments of the subject matter described in this specification can be implemented in a computing system that includes a back-end component, e.g., as a data server, or that includes a middleware component, e.g., an application server, or that includes a front-end component, e.g., a client computer having a graphical user interface or a Web browser through which a user can interact with an implementation of the subject matter described in this specification, or any combination of one or more such back-end, 25 middleware, or front-end components. The components of the system can be interconnected by any form or medium of digital data communication, e.g., a communication network. Examples of communication networks include a local area network ("LAN") and a wide area network ("WAN"), an inter-network (e.g., the Internet), and peer-to-peer networks (e.g., ad 30 hoc peer-to-peer networks).

5 [0045] A system of one or more computers can be configured to perform particular operations or actions by virtue of having software, firmware, hardware, or a combination of them installed on the system that in operation causes or cause the system to perform the actions. One or more computer programs can be configured to perform particular operations or actions by virtue of including instructions that, when executed by data processing apparatus, cause the apparatus to perform the actions.

10 [0046] The computing system can include clients and servers. A client and server are generally remote from each other and typically interact through a communication network. The relationship of client and server arises by virtue of computer programs running on the respective computers and having a client-server relationship to each other. In some 15 embodiments, a server transmits data (e.g., an HTML page) to a client device (e.g., for purposes of displaying data to and receiving user input from a user interacting with the client device). Data generated at the client device (e.g., a result of the user interaction) can be received from the client device at the server.

20 [0047] While this specification contains many specific implementation details, these should not be construed as limitations on the scope of any inventions or of what may be claimed, but rather as descriptions of features specific to particular embodiments of particular inventions. Certain features that are described in this specification in the context of separate 25 embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.

30 [0048] Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. In certain circumstances, multitasking and parallel processing may be advantageous. Moreover, the separation of various system components in the embodiments described above should not be understood as requiring such separation in all embodiments,

and it should be understood that the described program components and systems can generally be integrated together in a single software product or packaged into multiple software products.

[0049] Thus, particular embodiments of the subject matter have been described.

5 Other embodiments are within the scope of the following claims. In some cases, the actions recited in the claims can be performed in a different order and still achieve desirable results. In addition, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In certain implementations, multitasking and parallel processing may be advantageous.

10 What is claimed is:

CLAIMS


1. A computer-implemented method, the method comprising:
 - initializing a first descriptor table and a second descriptor table, wherein the first descriptor table is associated with a first permission level, wherein the second descriptor table is associated with a second permission level that is different from the first permission level and wherein the first descriptor table and the second descriptor table are associated with a hardware processor and initialized by an operating system kernel;
 - in response to a descriptor table address request, providing a memory address associated with the first descriptor table, wherein the descriptor table address request is provided by a software process; and
 - in response to an update request, updating the second descriptor table.
2. The computer-implemented method of claim 1 further comprising:
 - storing the second descriptor table at a random memory address, wherein the random memory address is assigned by the operating system kernel.
3. The computer-implemented method of claim 1 wherein the first descriptor table and the second descriptor table are virtual mappings of a third descriptor table located at a physical memory address and wherein the memory address associated with the first descriptor table comprises a virtual memory address.
4. The computer-implemented method of claim 1 wherein updating the second table causes the first descriptor table to be updated.
5. The computer-implemented method of claim 1 wherein the first descriptor table and the second descriptor table comprise interrupt descriptor tables.
6. The computer-implemented method of claim 1 wherein the first descriptor table and the second descriptor table comprise global descriptor tables.

7. The computer-implemented method of claim 1 wherein the first permission level comprises a read-only permission level and wherein the second permission level comprises a read-write permission level.
8. The computer-implemented method of claim 1 wherein the descriptor table address request comprises a store global descriptor table instruction or a store interrupt descriptor table instruction.
9. The computer-implemented method of claim 1 wherein data included in the first descriptor table is equal to data included in the second descriptor table.
10. The computer-implemented method of claim 1 wherein the software process comprises malware or a computer virus.
11. A computer-implemented method, the method comprising:
 - initializing a descriptor table, wherein the descriptor table is initialized by an operating system kernel and is associated with a hardware processor;
 - changing a permission level associated with the descriptor table to a first permission level; and
 - in response to an update request,
 - changing the permission level associated with the descriptor table to a second permission level, wherein the second permission level is greater than the first permission level;
 - updating the descriptor table while the descriptor table is associated with the second permission level, wherein the updating is based on the update request; and
 - after updating the descriptor table, changing the permission level associated with the descriptor table to the first permission level, wherein the operating system kernel changes the permission level associated with the descriptor table.
12. The computer-implemented method of claim 11 further comprising:
 - in response to a request to access the descriptor table, accessing the descriptor table,

wherein the descriptor table is associated with the first permission level.

13. The computer-implemented method of claim 11 wherein the first permission level comprises a read-only permission level and wherein the second permission level comprises a read-write permission level.
14. The computer-implemented method of claim 11 wherein the first descriptor table and the second descriptor table comprise interrupt descriptor tables.
15. The computer-implemented method of claim 11 wherein the first descriptor table and the second descriptor table comprise global descriptor tables.

1/3



2/3




FIG. 2

3/3




FIG. 3