

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
21 August 2008 (21.08.2008)

PCT

(10) International Publication Number
WO 2008/101093 A1(51) International Patent Classification:
H01L 21/768 (2006.01) *H01L 23/48* (2006.01)(74) Agents: **HUNTER, Paul et al.**; Foley & Lardner LLP, 150 East Gilman Street, Post Office Box 1497, Madison, WI 53701-1497 (US).(21) International Application Number:
PCT/US2008/053982

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date:
14 February 2008 (14.02.2008)

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL,

(25) Filing Language: English

(26) Publication Language: English


(30) Priority Data:
11/675,268 15 February 2007 (15.02.2007) US(71) Applicant (for all designated States except US): **CUBIC WAFER, INC.** [US/US]; 10 Al Paul Lane, Merrimack, New Hampshire 03054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CALLAHAN, John** [US/US]; 99 Salem Street, Wilmington, Massachusetts 01887 (US). **TREZZA, John** [US/US]; 12 White Oak Drive, Nashua, New Hampshire 03063 (US).*[Continued on next page]*

(54) Title: POST-SEED DEPOSITION PROCESS

FIG. 1



(57) Abstract: A method involves pattern etching a photoresist that is located on a wafer that contains a deposited seed layer to expose portions of the seed layer, plating the wafer so that plating metal builds up on only the exposed seed layer until the plating metal has reached an elevation above the seed layer that is at least equal to a thickness of the seed layer, removing the solid photoresist, and removing seed layer exposed by removal of the photoresist and plated metal until all of the exposed seed layer has been removed.

WO 2008/101093 A1



NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, — *with amended claims and statement*
CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report*

Date of publication of the amended claims and statement:

30 October 2008

AMENDED CLAIMS

Received by the International Bureau on 29 August 2008 (29.08.08)

1. A method, comprising:
 - depositing a seed layer onto a wafer;
 - forming a patterned resist on top of the seed layer, wherein the patterned resist has one or more openings exposing at least one portion of the seed layer, and wherein the patterned resist overhangs all or part of a via;
 - plating the exposed at least one portion of the seed layer with a layer of metal, wherein the layer of metal extends above the upper surface of the seed layer;
 - removing the resist; and
 - removing at least one portion of the seed layer that was exposed by said removing the resist.
2. The method of claim 1, wherein said removing the resist comprises exposing a side portion of the layer of metal.
3. The method of claim 1, wherein said plating the exposed areas of the seed layer comprises performing an electroless plating process on the exposed areas of the seed layer.
4. The method of claim 1, wherein said plating the exposed areas of the seed layer comprises performing an electroplating process on the exposed areas of the seed layer.
5. The method of claim 1, further comprising depositing an insulator on the wafer prior to depositing the seed layer.
6. The method of claim 1, wherein removing those portions of the seed layer that were exposed comprises concurrently etching away the exposed portions of the seed layer and the layer of metal until the height of the layer of metal has been reduced by at least the thickness of the seed layer.

7. The method of claim 1, wherein the patterned resist defines at least one opening configured to define at least a portion of an integrated circuit path along a surface of the wafer.

8. The method of claim 1, wherein the patterned resist defines at least one opening configured to define a post-like standoff.

9. The method of claim 1, wherein a via is formed in the wafer, wherein the seed layer is deposited in the via, and wherein the openings in the resist are located at least partially over the via.

10. The method of claim 9, wherein the patterned resist is a solid resist that is configured to cover at least a portion of the opening of the via.

11. The method of claim 9, wherein a portion of the layer of metal extends beyond the opening of the via and is configured to provide a routing trace.

12. A method, comprising:

 patterning a resist that is located on a seed layer of a wafer to expose at least one portion of the seed layer and to overhang all or part of a via;

 plating the at least one exposed portion of the seed layer with a layer of metal, wherein the layer of metal extends above the upper surface of the seed layer;

 removing the solid resist; and

 subsequently removing the at least one exposed portion of the seed layer and at least a portion of the metal layer.

13. The method of claim 12, wherein plating the at least one exposed area of the seed layer comprises performing an electroless plating process on the at least one exposed area of the seed layer.

14. The method of claim 12, wherein plating the at least one exposed area of the seed layer comprises performing an electroplating process on the at least one exposed area of the seed layer.

15. The method of claim 12, wherein a via is formed in the wafer, and wherein the at least one exposed portion of the seed layer is located in the via.

16. The method of claim 12, wherein removing at least a portion of the metal layer comprises reducing the thickness of the metal layer by an amount at least equal to the thickness of the seed layer.

17. The method of claim 12, wherein the resist is patterned to define at least one opening configured to define at least a portion of an integrated circuit path along a surface of the wafer.

18. The method of claim 12, wherein the resist is patterned to define at least one opening configured to define a post-like standoff.

19. The method of claim 12, wherein the resist is a solid resist.

STATEMENT UNDER ARTICLE 19 (1)

Independent claims 1 and 12 have been amended to recite, *inter alia*, that the patterned resist overhangs all or part of a via. Support for these amendments can be found in the originally filed specification at, for example, paragraphs 0019 and 0020. Claim 2 has been amended to recite exposing a side portion of the layer of metal. Support for this amendment can be found in the originally filed specification at, for example, paragraph 0027. Claim 3 has been amended to include elements recited in the originally filed claim 5. Claim 4 has been amended to include elements recited in the originally filed claim 6. Prior claim 11 has been rewritten as claim 5. Prior claims 7-10 have been rewritten as claims 6-9 and are amended to correct informalities. Claim 10 has been rewritten to recite that the patterned resist is a solid resist that is configured to cover at least a portion of the opening of the via.

Support for this amendment can be found in the originally filed claim 1 and in the originally filed specification at, for example, paragraphs 0019 and 0020. Claim 11 has been rewritten to recite that a portion of the layer of metal extends beyond the opening of the via and is configured to provide a routing trace. Support for this amendment can be found in the originally filed specification at, for example, paragraph 0023. Claims 13 and 14 have been amended in similar ways as claims 3 and 4, respectively. Claim 15 has been amended to recite that at least one exposed portion of the seed layer is located in the via. Support for this amendment can be found in the originally filed drawings. New claims 16-19 have been added. Support for new claims 16-19 can be found throughout the originally filed specification and the drawings.

The claim amendments are as shown in the listing of claims below, in which strike-through indicates deletion and underline indicates addition.