



(51) International Patent Classification:

G01R 27/26 (2006.01) H03F 3/45 (2006.01)
G01D 5/24 (2006.01) H03F 3/38 (2006.01)
G01R 27/14 (2006.01)

(21) International Application Number:

PCT/EP2016/080372

(22) International Filing Date:

9 December 2016 (09.12.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

92918 18 December 2015 (18.12.2015) LU

(71) Applicant: IEE INTERNATIONAL ELECTRONICS &
ENGINEERING S.A. [LU/LU]; Zone Industrielle, 6468
Echternach (LU).

(72) Inventor: LAMESCH, Laurent; 5, rue de Saeul, 8558
Reichlange (LU).

(74) Agents: BEISSEL, Jean et al.; Office Freylinger S.A.,
234, Route d'Arlon, BP 48, 8001 Strassen (LU).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: CAPACITIVE LOADING MODE MEASUREMENT CIRCUIT WITH COMPENSATION OF MEASUREMENT ERRORS DUE TO PARASITIC SENSOR IMPEDANCES




FIG. 2

(57) Abstract: An impedance measurement circuit (22) for determining a sense current of a guard-sense capacitive sensor (20) operated in loading mode, includes a periodic signal voltage source (38) for providing a periodic measurement voltage, a sense current measurement circuit (42), a differential amplifier (44) that is configured to sense a complex voltage difference between the sense electrode and the guard electrode, demodulation means for obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component of the sensed complex voltage difference, control loops (50, 56) for receiving the in-phase component and the quadrature component, respectively, wherein an output signal of the first control loop (50) and an output signal of the second control loop (56) are usable to form a complex voltage that serves as a complex reference voltage for the sense current measurement circuit (42).

Capacitive Loading Mode Measurement Circuit with Compensation of Measurement Errors due to Parasitic Sensor Impedances

Technical field

[0001] The invention relates to an impedance measurement circuit for determining a sense current of a guard-sense capacitive sensor operated in loading mode, and a method for determining a sense current of a guard-sense capacitive sensor operated in loading mode.

Background of the Invention

[0002] Capacitive vehicle seat occupancy detection systems comprising capacitive sensors operated in loading mode are nowadays widely used. The capacitive sensors may be designed as sense-only capacitive sensors having a single sense electrode. Also, quite often capacitive sensors are used that comprise a sense electrode and a guard electrode that are proximally arranged and mutually insulated from each other. This technique of “guarding” is well known in the art and is frequently used for intentionally masking, and thus shaping, a sensitivity regime of a capacitive sensor. To this end, the guard-sense capacitive sensor includes a capacitance measurement circuit that is configured to keep the guard electrode at the same electric potential as the sense electrode. As a result, a space between the sense electrode and the guard electrode is free of an electric field, and the guard-sense capacitive sensor is insensitive in a direction between the sense electrode and the guard electrode.

[0003] For example, patent document US 8,354,936 B2 describes a capacitive passenger detector for a vehicle. The capacitive passenger detector includes a main electrode, a sub-electrode and a guard electrode. The main electrode and the sub-electrode are separated apart from each other, and disposed in a seat of a vehicle. The guard electrode is disposed between the main electrode and a body of the vehicle, and separated apart from the main electrode. A sensitive characteristic measurement unit is configured for applying an alternating voltage signal to the main electrode, the sub-electrode and the guard electrode selectively or totally and for converting a current generated in the main electrode, the sub-electrode and the guard electrode to a voltage, respectively. The capacitive

passenger detector further comprises a controller that defines a current flowing through the guard electrode to be a reference current when a voltage of the main electrode and a voltage of the guard electrode have the same potential. The controller defines a current flowing direction of the current flowing through the guard electrode to be a negative direction when the voltage of the main electrode is higher than the voltage of the guard electrode. The controller defines the current flowing direction of the current flowing through the guard electrode to be a positive direction when the voltage of the main electrode is lower than the voltage of the guard electrode. The controller corrects the voltage of the main electrode based on the current flowing through the guard electrode so that a corrected voltage of the main electrode is set to be a passenger determination data. Even when a potential difference is generated between the main electrode and the guard electrode, the controller detects the capacitance of the passenger correctly.

[0004] A capacitive sensor with sense electrode (in the following also denoted as “sense”) and guard electrode (in the following also denoted as “guard”) has parasitic impedances, which systematically affect a measurement accuracy of the unknown impedance to be measured by determining a sense current of a guard-sense capacitive sensor. These impedances include, but are not limited to:

- a sense-to-guard impedance,
- a guard-to-ground impedance,
- a sense-to-sense current measurement circuit impedance, and
- a guard-to-signal voltage source impedance.

[0005] Fig. 1 illustrates an electric circuit diagram of a guard-sense capacitive sensor operated in loading mode and being connected to a conventional impedance measurement circuit for determining a sense current of the guard-sense capacitive sensor.

[0006] The term “loading mode”, as used in this application, shall be understood particularly as a mode of measuring a displacement current caused by the presence of a grounded object in proximity of a single sense electrode (cf. J. Smith et al., *Electric field sensing for graphical interfaces*, IEEE Comput. Graph. Appl., 18(3):54–60, 1998).

[0007] If a grounded object is approaching the sense electrode, the current flowing between the electrode and ground is increased, indicating a presence of the object.

[0008] Referring now to Fig.1, a guard-sense capacitive sensor 1 with wiring is shown being connected to a conventional impedance measurement circuit 2 for determining a sense current of the guard-sense capacitive sensor 1. An object that approaches the sense electrode or moves away from it causes a change of the sensed current that is symbolized by an unknown impedance 3. The parasitic impedances are the sense-to-guard impedance 4, the guard-to-ground impedance 5, the sense-to-sense current measurement circuit impedance 6 and the guard-to-signal voltage source impedance 7.

[0009] The unknown impedance 3 is electrically connected in parallel to the sense-to-guard impedance 4 and the guard-to-ground impedance 5, which are connected in series.

[0010] A periodic signal voltage source 11, which may for example be designed as a sine wave source, is configured to provide a periodic measurement voltage to the guard-to-ground impedance 5 via the guard-to-signal voltage source impedance 7.

[0011] The sense current measurement circuit 8, comprising an ideal current measurement device 9 and an internal impedance 10, is electrically connected between the sense-to-sense current measurement circuit impedance 6 and an output port of the periodic signal voltage source 11.

[0012] The unknown current to be sensed is the current through the unknown impedance 3. Ideally, this current should be identical to a current flowing through the sense current measurement circuit 8. However, due to the impedances 4, 5, 6, 7, 10, a substantial part of the unknown current to be sensed is deviated through the sense-to-guard impedance 4, thereby creating a systematic measurement error.

[0013] Document FR 2 784 179 A1 discloses an impedance measurement circuit for determining a sense current of a capacitive sensor operated in loading mode. The disclosed circuit uses a transformer in order to perform a loading mode measurement with a ground-referenced transimpedance amplifier.

Object of the invention

[0014] It is an object of the invention to provide an impedance measurement circuit for determining a sense current of a guard-sense capacitive sensor operated in loading mode with a reduced systematic error of measurement.

General Description of the Invention

[0015] In one aspect of the present invention, the object is achieved by an impedance measurement circuit for determining a sense current of a guard-sense capacitive sensor operated in loading mode, which comprises a guard-sense capacitive sensor including an electrically conductive sense electrode and an electrically conductive guard electrode proximally arranged and mutually galvanically separated from each other.

[0016] The impedance measurement circuit includes

- a periodic signal voltage source for providing a periodic measurement voltage to the guard electrode,
- a sense current measurement circuit that is configured to determine a current flowing through the sense electrode that is indicative of an unknown impedance and represents a position of an object relative to the sense electrode,
- a differential amplifier that is configured to sense a complex voltage difference between the sense electrode and the guard electrode,
- demodulation means that are configured for demodulating an output signal of the differential amplifier and for obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component, and
- a first control loop that is configured to receive the in-phase component as an input signal, and a second control loop that is configured to receive the quadrature component as an input signal.

[0017] An output signal of the first control loop and an output signal of the second control loop are usable to form a complex voltage that serves as a complex reference voltage for the sense current measurement circuit.

[0018] The term “galvanically separated”, as used in this application, shall particularly be understood to not conduct a direct current (DC) between galvanically separated objects.

[0019] The term “proximally arranged”, as used in this application, shall particularly be understood to be arranged in a distance that is small in comparison to at least one dimension of extension of either the sense electrode or the guard electrode.

[0020] The invention is based on the insight that a momentary and time-varying effect of the above-described parasitic impedances can be compensated in real time at least to a large extent by the two control loops that ensure that a complex voltage difference between the sense electrode and the guard electrode is substantially reduced to zero volts amplitude and a phase shift of 0° . By that, the unknown sense current to be measured is effectively prevented from flowing into the guard electrode, and is substantially entirely flowing into the sense measurement circuit, resulting in a highly reduced systematic measurement error.

[0021] In a preferred embodiment of the impedance measurement circuit, the first control loop includes a first integrating amplifier that is configured to generate a first error signal with reference to a direct current (DC) reference voltage, and the second control loop includes a second integrating amplifier that is configured to generate a second error signal with reference to the DC reference voltage. In this way, the error signals can be obtained with little hardware effort and in a cost-effective manner.

[0022] In another preferred embodiment of the impedance measurement circuit, the first control loop further includes a first mixer that is configured to multiply the first error signal and the periodic measurement voltage and the second control loop further includes a second mixer that is configured to multiply the second error signal and a quadrature phase of the periodic measurement voltage. In this way, a separation of an in-phase portion of the error signal and a quadrature portion of the error signals can be readily facilitated.

[0023] In yet another preferred embodiment, the impedance measurement circuit further comprises a summing circuit that is configured for at least summing the output signal of the first control loop and the output signal of the second control

loop to form the complex voltage that serves as the complex reference voltage for the sense current measurement circuit. In a possible embodiment, the summing circuit may be configured for summing the output signal of the first control loop, the output signal of the second control loop and the periodic signal voltage source to form the complex voltage that serves as the complex reference voltage for the sense current measurement circuit. Preferably, the summing circuit comprises a summing operational amplifier to whose inverting input port the output signal of the first control loop and the output signal of the second control loop are fed via resistors. In this way, the complex reference voltage can be provided in a hardware-saving and cost-effective manner.

[0024] If the summing circuit includes a summing amplifier that comprises three input resistors, and an output port of the first mixer, an output port of the second mixer and the periodic signal voltage source are each electrically connected to a different one of the three input resistors, requirements regarding a dynamic range of output signals of the control loops can be reduced, which can allow for a more cost-effective implementation.

[0025] The term “electrically connected”, as used in this application, shall be understood to encompass galvanic electrical connections as well as connections established by capacitive and/or inductive electromagnetic coupling.

[0026] In another preferred embodiment, the impedance measurement circuit further includes a microcontroller. The microcontroller comprises a processor unit, a digital data memory unit, to which the processor unit has data access, a microcontroller system clock and a plurality of synchronized pulse width modulation units configured to provide square wave output signals. The periodic signal voltage source is formed by a pulse generator unit that is configured to weight and to sum output signals of the plurality of synchronized pulse width modulation units having same fundamental signal frequency, and a low-pass filter unit that is connected in series to an output of the pulse generator unit and that is configured to filter the summed output signals for generating the periodic measurement voltage. In this way, a hardware effort and associated costs for providing the periodic measurement voltage can be kept low.

[0027] The term “fundamental frequency”, as used in this application, shall be understood particularly as a lowest sinusoidal frequency in a Fourier analysis of the signal emitted at the modulation frequency.

[0028] In some embodiments, the microcontroller further includes an analog-to-digital converter unit comprising at least one analog-to-digital converter. An output signal of the differential amplifier and the periodic measurement voltage is connected to an input port of the at least one analog-to-digital converter. The processor unit is configured to emulate the demodulation means, the first control loop and the second control loop on the basis of the digitally converted output signals of the differential amplifier and the periodic measurement voltage by executing a predetermined program code of a software module. In this way, the hardware effort can further be reduced. In addition, the software emulation can provide flexible options of signal processing, as is known in the art.

[0029] In another aspect of the invention, a method for determining a sense current of a guard-sense capacitive sensor operated in loading mode is provided. The guard-sense capacitive sensor includes an electrically conductive sense electrode and an electrically conductive guard electrode proximally arranged and mutually galvanically separated from each other.

[0030] The method comprises steps of

- providing a periodic measurement voltage to the guard electrode,
- sensing a complex voltage difference between the at least one sense electrode and the guard electrode,
- demodulating the complex voltage difference between the at least one sense electrode and the guard electrode by mixing the sensed complex voltage difference with the periodic measurement voltage and with a quadrature phase version of the periodic measurement voltage, respectively, and obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component of the output signal of the sensed complex voltage difference,
- providing the in-phase component as an input signal to a first control loop and the quadrature component as an input signal to a second control loop,
- generating a complex voltage by summing an output signal of the first control loop and an output signal of the second control loop, and

- determining a current flowing through the sense electrode with reference to the generated complex voltage.

[0031] In another preferred embodiment, the step of generating the complex voltage comprises steps of

- comparing the in-phase component to a direct current reference potential of zero V with a first integrating amplifier and comparing the quadrature component to the direct current reference potential of zero V with a second integrating amplifier,
- multiplying an output signal of the first integrating amplifier with the periodic measurement voltage with a first mixer and multiplying an output signal of the second integrating amplifier with the quadrature phase version of the periodic measurement voltage with a second mixer, and
- providing an output of the first mixer and an output of the second mixer to a summing circuit for generating the complex voltage.

[0032] The advantages described in context with the impedance measurement circuit in accordance with the invention also apply to the disclosed method.

[0033] In yet another aspect of the invention, a software module for carrying out steps of an embodiment of the method disclosed herein is provided.

[0034] The method steps to be conducted are converted into a program code of the software module, wherein the program code is implementable in a digital data memory unit of a microcontroller and is executable by a processor unit of the microcontroller.

[0035] The software module can enable a robust and reliable execution of the method and can allow for a fast modification of method steps.

[0036] These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

Brief Description of the Drawings

[0037] Further details and advantages of the present invention will be apparent from the following detailed description of not limiting embodiments with reference to the attached drawing, wherein:

Fig.1 illustrates an electric circuit diagram of a guard-sense capacitive sensor operated in loading mode and being connected to a conventional impedance measurement circuit for determining a sense current of the guard-sense capacitive sensor;

Fig. 2 illustrates an electric circuit diagram of a guard-sense capacitive sensor operated in loading mode and being connected to an impedance measurement circuit in accordance with the invention for determining a sense current of the guard-sense capacitive sensor;

Fig. 3 illustrates an electric circuit diagram of the guard-sense capacitive sensor pursuant to Fig. 2, operated in loading mode and being connected to an alternative embodiment of the impedance measurement circuit in accordance with the invention;

Fig. 4 is a flowchart of an embodiment of a method for determining a sense current of a guard-sense capacitive sensor operated in loading mode in accordance with the invention; and

Fig. 5 shows a combination of a plurality of synchronized output signals of same fundamental signal frequency, generated by synchronized pulse width modulation units of the microcontroller of the impedance measurement circuit pursuant to Fig. 3.

Description of Preferred Embodiments

[0038] Fig. 2 illustrates an electric circuit diagram of a guard-sense capacitive sensor 20 operated in loading mode and being electrically connected to an impedance measurement circuit 22 in accordance with the invention for determining a sense current of the guard-sense capacitive sensor 20.

[0039] The guard-sense capacitive sensor 20 includes an electrically conductive sense electrode and an electrically conductive guard electrode proximally arranged and mutually galvanically separated from each other.

[0040] In Fig. 2, the sense electrode is represented by a sense-to-guard impedance 30, and the guard electrode is represented by a guard-to-ground impedance 32. The guard-sense capacitive sensor 20 is connected to the impedance measurement circuit 22 at a sense node 24 by a sense-to-sense

current measurement circuit impedance 34, and at a guard node 26 by a guard-to-signal voltage source impedance 36.

[0041] An object that approaches the sense electrode or moves away from it causes a change of the sensed current that is symbolized by an unknown impedance 28. The unknown impedance 28 is electrically connected in parallel to the sense-to-guard impedance 30 and the guard-to-ground impedance 32, which are connected in series.

[0042] The impedance measurement circuit 22 includes a periodic signal voltage source 38 that is connected to the guard node 26 for providing a periodic measurement voltage to the guard electrode, and a sense current measurement circuit 42 that is connected to the sense node 24 and is configured to determine a current flowing through the sense electrode that is indicative of the unknown impedance 28. The sensed current represents a position of the object relative to the sense electrode.

[0043] The impedance measurement circuit 22 further comprises a differential amplifier 44 whose input ports are connected to both ends of the sense-to-guard impedance 30. The differential amplifier 44 is configured to sense a complex voltage difference between the sense electrode and the guard electrode. Wiring impedances to the input ports of the differential amplifier 44 do not play a significant role as input currents of the differential amplifier 44 are negligible.

[0044] Demodulation means 46, 48 of the impedance measurement circuit 22 are formed by two electronic multiplying mixers that are both connected with one of their input ports to an output port of the differential amplifier 44. The demodulation means 46, 48 are configured for demodulating an output signal of the differential amplifier 44 and for obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component. To this end, a first one 46 of the two demodulation means 46, 48 is connected to the output signal of the periodic signal voltage source 38 with its other input port, and an output signal of a quadrature version 40 (i.e. with a 90° phase shift relative to an output signal of the periodic signal voltage source 38) of the periodic signal voltage source 38 is fed via a connecting line to another input port of the second one 48 of the two demodulation means 46, 48. Although shown as separate components 38, 40 in Fig. 2, it shall be understood that both the signals that are being fed to the two

demodulation means 46, 48 are generated by the periodic signal voltage source 38.

[0045] By that, the first one 46 of the two demodulation means 46, 48 is configured to provide an in-phase (I) component of the output signal of the differential amplifier 44 as a first demodulation output signal. The second one 48 of the two demodulation means 46, 48 is configured to provide a quadrature (Q) component of the output signal of the differential amplifier 44 as a second demodulation output signal.

[0046] An output port of the first demodulation means 46 is connected to an input port of a first control loop 50, which, by that, is configured to receive the in-phase component as an input signal, and an output port of the second demodulation means 48 is connected to an input port of a second control loop 56, which, by that, is configured to receive the quadrature component as an input signal.

[0047] The first control loop 50 includes a first integrating amplifier 52 that is configured to generate a first error signal with reference to a direct current (DC) reference voltage at an output port, and the second control loop 56 includes a second integrating amplifier 58 that is configured to generate a second error signal with reference to the DC reference voltage at an output port.

[0048] The first control loop 50 further includes a first electronic mixer 54 whose input ports are connected to the output port of the first integrating amplifier 52 and to the output signal of the periodic signal voltage source 38, and that is configured to multiply the first error signal and the output signal of the periodic measurement voltage 38. The second loop 56 further includes a second electronic mixer 60 whose input ports are connected to the output port of the second integrating amplifier 58 and to the quadrature version 40 of the output signal of the periodic signal voltage source 38, and that is configured to multiply the second error signal and a quadrature phase of the periodic measurement voltage.

[0049] Output ports of the first control loop 50 and the second control loop 56 are connected to a summing circuit 62 of the impedance measurement circuit 22. The summing circuit 62 is therefore configured for summing the output signal of the first control loop 50 and the output signal of the second control loop 56. Means for electronically summing voltage signals, such as summing operational amplifiers

with input resistors that provide voltage signals to and are connected in parallel to the inverting input port of the operational amplifier are well known to those skilled in the art, and therefore do not need to be discussed in detail herein. An output port of the summing circuit 62 is electrically connected to a reference port of the sense current measurement circuit 42.

[0050] In a slight modification of the impedance measurement circuit 22 that is not shown in Fig. 2, the summing circuit 62 comprises a summing amplifier with three input resistors, and an output port of the first electronic mixer 54, an output port of the second electronic mixer 60 and the periodic measurement voltage of the periodic signal voltage source 38 are each electrically connected to a different one of the three input resistors.

[0051] In the following, an embodiment of a method for determining the sense current of a guard-sense capacitive sensor 20 operated in loading mode will be described. A flowchart of the method is illustrated in Fig. 4. In preparation of carrying out steps of the method, it shall be understood that all involved units and devices are in an operational state and configured as illustrated in Fig. 2.

[0052] In a first step 106 of the method, a periodic measurement voltage is provided to the guard electrode by the periodic signal voltage source 38. In a next step 108, a complex voltage difference between the sense electrode and the guard electrode is sensed by the differential amplifier 44. Then, in another step 110, which is carried out by the two demodulation means 46, 48, an output signal of the differential amplifier 44 is demodulated by mixing the output signal with the periodic measurement voltage and with a quadrature phase version of the periodic measurement voltage, respectively. As a result, an in-phase component and a quadrature component of the output signal of the differential amplifier 44 with reference to the periodic measurement voltage is obtained.

[0053] Then, in another step 112 of the method, the in-phase component is provided as an input signal to a first control loop 50 and the quadrature component is provided as an input signal to a second control loop 56. In the following step 114, the in-phase component is compared to a DC reference potential of zero V by the first integrating amplifier 52 to obtain a first error signal, and the quadrature component is compared to the DC reference potential of zero V by the second integrating amplifier 58 to obtain a second error signal.

[0054] Subsequently, the first error signal of the first integrating amplifier 52 is multiplied with the periodic measurement voltage by the first electronic mixer 54 and the second error signal of the second integrating amplifier 58 is multiplied with the quadrature phase version of the periodic measurement voltage by the second electronic mixer 60 in another step 116. The amplitude and sign of the outputs of the electronic mixers 54, 60 are therefore dependent on the first and the second error signal of the integrating amplifiers 52, 58.

[0055] In the following step 118, an output of the first electronic mixer 54 and an output of the second electronic mixer 60 is provided to the summing circuit 62. The summing circuit 62, in another step 120, generates a complex voltage by summing the output of the first electronic mixer 54 and the output of the second electronic mixer 60. As the output port of the summing circuit 62 is connected to the reference port of the sense current measurement circuit 42, the generated complex voltage serves as the complex reference voltage for the sense current measurement circuit 42. By that, the first control loop 50 and the second control loop 56 cooperate to force a complex input voltage of the differential amplifier 44 to an amplitude of zero volts and a phase difference of 0° .

[0056] In a last step 122 of the method, the sense current measurement circuit 42 determines the current flowing through the sense electrode with reference to the generated complex voltage.

[0057] It will be readily appreciated by those skilled in the art that, although the method has been described in discrete steps for illustration purposes, the sense current is determined in a continuous manner, as all involved variables are measured and processed in an analog way.

[0058] Fig. 3 illustrates an electric circuit diagram of the guard-sense capacitive sensor 20 pursuant to Fig. 2, operated in loading mode and being electrically connected to an alternative embodiment of the impedance measurement circuit in accordance with the invention. The focus for the alternative impedance measurement circuit is on cost-effectiveness. For distinction purposes, the alternative impedance measurement circuit is denoted by 22'. For brevity, only differences to the embodiment disclosed beforehand will be described.

[0059] The impedance measurement circuit 22' comprises a microcontroller 64 that includes a processor unit 66, a digital data memory unit 68 to which the processor unit 66 has data access, a microcontroller system clock 70, a plurality of three synchronized pulse width modulation (PWM) units 72 with square wave output signals and an analog-to-digital converter unit 74. The analog-to-digital converter unit 74 comprises a single analog-to-digital converter 76 and a signal multiplexer 78, wherein the signal multiplexer 78 is configured, controlled by the processor unit 66, to switch input ports 80, 82, 84 of a plurality of input ports (only three input ports shown in Fig. 3) of the analog-to-digital converter unit 74 to an input port of the single analog-to-digital converter 76. The analog-to-digital converter 76 is configured to be triggered by an additional clock source of the microcontroller 64, formed by another PWM unit (not shown). It is understood that data links (indicated in Fig. 3 as a data bus) exist that mutually connect the various components of the microcontroller 64.

[0060] The impedance measurement circuit 22' further comprises a pulse generator unit 86 that is configured to weight and to sum output signals 94, 96, 98 (Fig. 5) of the plurality of synchronized PWM units 72 having same fundamental signal frequency. The adjustable fundamental signal frequency generally lies in a range between 10 kHz and 500 kHz, and is selected in this specific embodiment to be 100 kHz. It should however be noted that in principle the adjustable fundamental signal frequency can also be more than 500 kHz, e.g. 7 MHz.

[0061] Referring again to Fig. 3, the pulse generator unit 86 comprises three resistors 88, 90, 92, each resistor 88, 90, 92 being connected to an output port of one of the three PWM units 72, for weighted summing of all the PWM unit output signals 94, 96, 98.

[0062] The square wave output signals 94, 96, 98 of the pulse width modulation units 72 are schematically shown in Fig. 5. The output signals 94, 96, 98 have the same fundamental signal frequency, with a defined relative phase shift among them. PWM unit output signal 96 is delayed by $1/8$ period relative to PWM unit output 94, and PWM unit output signal 98 in turn is delayed by $1/8$ period relative to PWM unit output signal 96. The relative amplitudes of the PWM unit output signals 94, 96, 98 as weighted by the resistors are 1 , $\frac{\sqrt{2}}{2}$ and 1 , respectively. By

summing the weighted PWM unit output signals 94, 96, 98, an approximated sine wave is generated as indicated in the bottom part of Fig. 5. The 2nd to 7th harmonics of the approximated sine wave are substantially suppressed.

[0063] A low-pass filter unit 100, designed as an LC-filter in π -configuration (Fig. 3), is connected in series to the output of the pulse generator unit 86 and substantially filters out most of the remaining harmonics. The output of the low-pass filter unit 100 is a sinusoidal periodic measurement voltage having a frequency of 100 kHz and a low distortion factor. The pulse generator unit 86 and the low-pass filter unit 100 form the periodic signal voltage source 38.

[0064] The output port of the differential amplifier 44 is connected to the input port of the analog-to-digital converter 76, and the processor unit 66 is configured to emulate the demodulation means, the first control loop and the second control loop on the basis of the digitally converted output signals of the differential amplifier 44 and the periodic measurement voltage by executing a predetermined program code of a software module 104, on the basis of the periodically sampled and digitally converted voltages. For the purpose of driving the electronic mixers 54, 60, the microcontroller 64 includes a plurality of digital-to-analog converters 102.

[0065] The software module 104 is also provided for carrying out steps of an embodiment of the disclosed method for determining a sense current of the guard-sense capacitive sensor 20 operated in loading mode. The method steps 110-114 to be conducted are converted into a program code of the software module 104. The program code is implementable in the digital data memory unit 68 of the microcontroller 64, and is executable by the processor unit 66 of the microcontroller 64.

[0066] Further cost savings can be achieved by implementing the first electronic mixer and the second electronic mixer by two Single-Pole Double-Throw (SPDT) analog switches, which are commercially available in many variations. Alternatively, if available, unused pulse width modulation (PWM) units of the microcontroller with filtered square wave output signals could be employed to this end. Two passive low pass filters may follow the SPDT analog switches in order to

convert the square waves generated by the SPDT switches into sine waves. Implementations of the proposed further cost savings are not shown in Fig. 3.

[0067] While the invention has been illustrated and described in detail in the drawings and foregoing description, such illustration and description are to be considered illustrative or exemplary and not restrictive; the invention is not limited to the disclosed embodiments.

[0068] Other variations to be disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a study of the drawings, the disclosure, and the appended claims. In the claims, the word “comprising” does not exclude other elements or steps, and the indefinite article “a” or “an” does not exclude a plurality. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage. Any reference signs in the claims should not be construed as limiting scope.

List of Reference Symbols

1	guard-sense capacitive sensor	54	first electronic mixer
2	conventional impedance measurement circuit	56	second control loop
3	unknown impedance	58	second integrating amplifier
4	sense-to-guard impedance	60	second electronic mixer
5	guard-to-ground impedance	62	summing circuit
6	sense-to-sense current measurement circuit impedance	64	microcontroller
7	guard-to-signal voltage source impedance	66	processor unit
8	sense current measurement circuit	68	digital data memory unit
9	ideal current measurement device	70	microcontroller system clock
10	internal impedance	72	PWM units
11	periodic signal voltage source	74	analog-to-digital converter unit
20	guard-sense capacitive sensor	76	analog-to-digital converter
22	impedance measurement circuit	78	signal multiplexer
24	sense node	80	input port
26	guard node	82	input port
28	unknown impedance	84	input port
30	sense-to-guard impedance	86	pulse generator unit
32	guard-to-ground impedance	88	resistor
34	sense-to-sense current measurement circuit impedance	90	resistor
36	guard-to-signal voltages source impedance	92	resistor
38	periodic signal voltage source	94	PWM unit output signal
40	quadrature version	96	PWM unit output signal
42	sense current measurement circuit	98	PWM unit output signal
44	differential amplifier	100	low-pass filter unit
46	demodulation means	102	digital-to-analog converter
48	demodulation means	104	software module
50	first control loop		Steps of
52	first integrating amplifier	106	providing periodic measurement voltage to guard electrode
		108	sensing complex voltage difference sense-guard
		110	demodulating differential amplifier output signal and obtaining I- and Q-component

- | | |
|--|---|
| 112 providing I-component to 1st control loop and Q-component to 2nd control loop | 118 providing mixer output signals to summing circuit |
| 114 comparing I- and Q-component to zero V DC reference potential | 120 generating complex voltage |
| 116 multiplying error signals with periodic measurement voltage and quadrature phase version | 122 determining current flowing through the sense electrode |

Claims

1. An impedance measurement circuit (22) for determining a sense current of a guard-sense capacitive sensor (20) operated in loading mode including an electrically conductive sense electrode and an electrically conductive guard electrode proximally arranged and mutually galvanically separated from each other, the impedance measurement circuit (22) including
 - a periodic signal voltage source (38) that is configured to provide a periodic measurement voltage to the guard electrode,
 - a sense current measurement circuit (42) that is configured to determine a current flowing through the sense electrode that is indicative of an unknown impedance (28) and represents a position of an object relative to the sense electrode,
 - a differential amplifier (44) that is configured to sense a complex voltage difference between the sense electrode and the guard electrode,
 - demodulation means (46, 48) that are configured for demodulating an output signal of the differential amplifier (44) and for obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component,
 - a first control loop (50) that is configured to receive the in-phase component as an input signal, and a second control loop (56) that is configured to receive the quadrature component as an input signal,wherein an output signal of the first control loop (50) and an output signal of the second control loop (56) are used to form a complex voltage that serves as a complex reference voltage for the sense current measurement circuit (42).
2. The impedance measurement circuit (22) as claimed in claim 1, wherein the first control loop (50) includes a first integrating amplifier (52) that is configured to generate a first error signal with reference to a direct current reference voltage, and the second control loop (56) includes a second integrating amplifier (58) that is configured to generate a second error signal with reference to the direct current reference voltage.
3. The impedance measurement circuit (22) as claimed in claim 2, wherein the first control loop (50) further includes a first mixer (54) that is configured to

multiply the first error signal and the periodic measurement voltage, and the second control loop (56) further includes a second mixer (60) that is configured to multiply the second error signal and a quadrature phase of the periodic measurement voltage.

- 5 4. The impedance measurement circuit (22) as claimed in claim 3, further comprising a summing circuit (62) that is configured for at least summing the output signal of the first control loop (50) and the output signal of the second control loop (56) to form the complex voltage that serves as the complex reference voltage for the sense current measurement circuit (42).
- 10 5. The impedance measurement circuit (22) as claimed in claim 4, wherein the summing circuit (62) is configured for at least summing the output signal of the first control loop (50) and the output signal of the second control loop (56) and the periodic signal voltage source (38) to form the complex voltage that serves as the complex reference voltage for the sense current measurement circuit
- 15 (42).
6. The impedance measurement circuit (22) as claimed in any one of the preceding claims, comprising a microcontroller (64), including
- a processor unit (66),
 - a digital data memory unit (68) to which the processor unit (66) has data
 - 20 access,
 - a microcontroller system clock (70),
 - a plurality of synchronized pulse width modulation units (72) configured to provide square wave output signals, and
- wherein the periodic signal voltage source (38) is formed by
- 25 - a pulse generator unit (86) that is configured to weight and to sum output signals (94, 96, 98) of the plurality of synchronized pulse width modulation units (72) having same fundamental signal frequency, and
 - a low-pass filter unit (100) that is connected in series to an output of the pulse generator unit (86) and that is configured to filter the summed output
 - 30 signals (94, 96, 98) for generating the periodic measurement voltage.

7. The impedance measurement circuit (22) as claimed in claim 6, the microcontroller (64) further including an analog-to-digital converter unit (74) comprising at least one analog-to-digital converter (76), wherein
an output port of the differential amplifier (44) and the periodic measurement
5 voltage are connected to an input port of the at least one analog-to-digital converter (76), and
the processor unit (66) is configured to emulate the demodulation means (46, 48), the first control loop (50) and the second control loop (56) on the basis of
the digitally converted output signals of the differential amplifier (44) and the
10 periodic measurement voltage by executing a predetermined program code of a software module (104).
8. The impedance measurement circuit (22) as claimed in any one of the preceding claims, further comprising a guard-sense capacitive sensor (20) including an electrically conductive sense electrode and an electrically
15 conductive guard electrode proximally arranged and mutually galvanically separated from each other, wherein the sense electrode is electrically connected to the sense current measurement circuit (42), the guard electrode is electrically connected to an output port of the periodic signal voltage source (38), one input port of the differential amplifier (44) is electrically
20 connected to the sense electrode, and one input port of the differential amplifier (44) is electrically connected to the guard electrode.
9. A method for determining a sense current of a guard-sense capacitive sensor (20) operated in loading mode, the guard-sense capacitive sensor (20) including an electrically conductive sense electrode and an electrically
25 conductive guard electrode proximally arranged and mutually galvanically separated from each other, the method comprising steps of
- providing (106) a periodic measurement voltage to the guard electrode,
 - sensing (108) a complex voltage difference between the sense electrode and the guard electrode,
 - 30 - demodulating (110) the complex voltage difference between the sense electrode and the guard electrode by mixing the sensed complex voltage difference with the periodic measurement voltage and with a quadrature phase version of the periodic measurement voltage, respectively, and

obtaining, with reference to the periodic measurement voltage, an in-phase component and a quadrature component of the sensed complex voltage difference,

- providing (112) the in-phase component as an input signal to a first control loop (50) and the quadrature component as an input signal to a second control loop (56),
- generating (120) a complex voltage by summing an output signal of the first control loop (50) and an output signal of the second control loop (56), and
- determining (122) a current flowing through the sense electrode with reference to the generated complex voltage.

10. The method as claimed in claim 9, wherein the step of generating (120) the complex voltage comprises steps of

- comparing (114) the in-phase component to a direct current reference potential of zero V with a first integrating amplifier (52) and comparing (114) the quadrature component to the direct current reference potential of zero V with a second integrating amplifier (58),
- multiplying (116) an output signal of the first integrating amplifier (52) with the periodic measurement voltage with a first mixer (54) and multiplying an output signal of the second integrating amplifier (58) with the quadrature phase version of the periodic measurement voltage with a second mixer (60), and
- providing (118) an output of the first mixer (54) and an output of the second mixer (60) to a summing circuit (62) for generating the complex voltage.

11. The impedance measurement circuit (22) as claimed in any one of claims 6 to 8, wherein the processor unit (66) is configured to carry out steps (110-114) of the method as claimed in claim 9 or 10.

12. A software module (104) for carrying out steps of the method as claimed in claim 9 or 10 for determining a sense current of a guard-sense capacitive sensor (20) operated in loading mode, wherein method steps (110-114) to be conducted are converted into a program code of the software module (104), wherein the program code is implementable in a digital data memory unit (68) of a microcontroller (64) and is executable by a processor unit (66) of the microcontroller (64).

PRIOR ART




FIG. 1




FIG. 2




FIG. 3

4 / 5




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2016/080372

A. CLASSIFICATION OF SUBJECT MATTER INV. G01R27/26 G01D5/24 G01R27/14 H03F3/45 H03F3/38 ADD.											
According to International Patent Classification (IPC) or to both national classification and IPC											
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) G01R G01D H03F B60R H03K G06F G01V A61B Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data											
C. DOCUMENTS CONSIDERED TO BE RELEVANT <table border="1"> <thead> <tr> <th>Category*</th> <th>Citation of document, with indication, where appropriate, of the relevant passages</th> <th>Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>FR 2 784 179 A1 (ONERA (OFF NAT AEROSPATIALE) [FR]) 7 April 2000 (2000-04-07) page 1, line 1 - line 11 page 2, line 12 - line 16 page 3, line 6 - line 10 page 9, line 9 - page 10, line 16; figure 1 page 14, line 8 - page 16, line 27; figures 1,4</td> <td>1-12</td> </tr> <tr> <td>A</td> <td>WO 2014/166780 A1 (IEE SARL [LU]) 16 October 2014 (2014-10-16) page 1, paragraphs 11,28; figure 1</td> <td>6,7,11,12</td> </tr> </tbody> </table>			Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	X	FR 2 784 179 A1 (ONERA (OFF NAT AEROSPATIALE) [FR]) 7 April 2000 (2000-04-07) page 1, line 1 - line 11 page 2, line 12 - line 16 page 3, line 6 - line 10 page 9, line 9 - page 10, line 16; figure 1 page 14, line 8 - page 16, line 27; figures 1,4	1-12	A	WO 2014/166780 A1 (IEE SARL [LU]) 16 October 2014 (2014-10-16) page 1, paragraphs 11,28; figure 1	6,7,11,12
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.									
X	FR 2 784 179 A1 (ONERA (OFF NAT AEROSPATIALE) [FR]) 7 April 2000 (2000-04-07) page 1, line 1 - line 11 page 2, line 12 - line 16 page 3, line 6 - line 10 page 9, line 9 - page 10, line 16; figure 1 page 14, line 8 - page 16, line 27; figures 1,4	1-12									
A	WO 2014/166780 A1 (IEE SARL [LU]) 16 October 2014 (2014-10-16) page 1, paragraphs 11,28; figure 1	6,7,11,12									
☐ Further documents are listed in the continuation of Box C. ☒ See patent family annex.											
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family											
Date of the actual completion of the international search		Date of mailing of the international search report									
2 January 2017		11/01/2017									
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Wienema, David									

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2016/080372

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR 2784179	A1	07-04-2000	NONE

WO 2014166780	A1	16-10-2014	CN 105283735 A 27-01-2016
			DE 112014001880 T5 24-12-2015
			LU 92179 A1 10-10-2014
			US 2016306061 A1 20-10-2016
			WO 2014166780 A1 16-10-2014
