




- | | |
|--|---|
| <p>(51) International Patent Classification:
 <i>H01L 27/115</i> (2006.01) <i>H01L 21/8247</i> (2006.01)</p> <p>(21) International Application Number:
 PCT/US2009/057017</p> <p>(22) International Filing Date:
 15 September 2009 (15.09.2009)</p> <p>(25) Filing Language: English</p> <p>(26) Publication Language: English</p> <p>(30) Priority Data:
 12/261,948 30 October 2008 (30.10.2008) US</p> <p>(71) Applicant (<i>for all designated States except US</i>): MICRON TECHNOLOGY, INC. [US/US]; MS 1-525, 8000 South Federal Way, Boise, ID 83716 (US).</p> <p>(72) Inventors; and</p> <p>(75) Inventors/Applicants (<i>for US only</i>): LIU, Jun [CN/US]; 1033 S. Dale Apt. #203, Boise, ID 83706 (US). SANDHU, Gurtej, S. [GB/US]; 2964 E. Parkriver Drive, Boise, ID 83706 (US).</p> <p>(74) Agents: LAKE, James E. et al.; Wells St. John P.S., 601 W 1st Ave., Ste. 1300, Spokane, WA 99201 (US).</p> | <p>(81) Designated States (<i>unless otherwise indicated, for every kind of national protection available</i>): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.</p> <p>(84) Designated States (<i>unless otherwise indicated, for every kind of regional protection available</i>): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published:
 — <i>with international search report (Art. 21(3))</i></p> |
|--|---|

(54) Title: MEMORY DEVICES AND FORMATION METHODS



(57) Abstract: A method includes forming an electrical insulator material over an integrated circuit having a metal-containing conductive interconnect and activating a dopant in a semiconductor material of a substrate to provide a doped region. The doped region provides a junction of opposite conductivity types. After activating the dopant, the substrate is bonded to the insulator material and at least some of the substrate is removed where bonded to the insulator material. After the removing, a memory cell is formed having a word line, an access diode, a state -changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series, the access diode containing the junction as a p-n junction. A memory device includes an adhesion material over the insulator material and bonding the word line to the insulator material.

Memory Devices and Formation Methods

TECHNICAL FIELD

[0001] The invention pertains to memory devices and to methods of forming diode-accessed, cross-point memory cells having a state-changeable memory element containing chalcogenide phase change material.

BACKGROUND

[0002] Known diode-accessed, cross-point memory cells may use a rectifying diode as an access device to a state-changeable memory element. The memory element may contain chalcogenide phase change material. Applying a current to the memory element may change a phase of the material so that the memory element exhibits a different resistance. The phase may also be changed back. Hence, the two resistive states provide the “on” and “off” status for data storage.

[0003] Figure 1 shows a conceptual, perspective view of a diode-accessed, cross-point memory array and illustrates its general spatial configuration. The simplified view of Figure 1 merely shows a memory array 100 that includes word lines 102 having a direction orthogonal to a direction of bit lines 104 and overlapping at cross-points. At cross-points, an access diode containing a n-type material 106 and a p-type material 108 is combined with a memory element 110 in an electrically-connected series extending between word line 102 and bit line 104 at the cross-point. Actual structures implementing the concept shown in Figure 1 may be formed by a variety of known methods.

[0004] To achieve a $4F^2$ footprint, where “F” is feature size of the access diode, some known methods form n-type material 106 and p-type material 108 in a monocrystalline silicon substrate. With the rectifying diode positioned in monocrystalline silicon, a high current density may be provided to effect a phase change in the state-changeable memory element 110 when it contains chalcogenide phase change material. Other silicon-based diodes may include those formed in polysilicon.

[0005] Unfortunately, forming silicon-based diodes uses processing temperatures in excess of 400° C. For activation annealing, temperature may be from 800° C to 1000° C for a time of from 2 hours to 20 seconds. As a result, structures of the memory array sensitive to temperatures in excess of 400° C are formed in advance of processing the silicon-based diodes. Although silicon-based diodes may provide a high current density, their presence also limits the materials and processing order suitable for forming the memory array. Methods and/or materials that overcome the limitations of using silicon-based diodes may be useful.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0006] Figure 1 shows a conceptual, perspective view of a known memory array.
- [0007] Figure 2 shows a partial, cross-sectional view of a memory array.
- [0008] Figure 3-5 show the memory array of Figure 2 at successive process steps.
- [0009] Figure 6 shows a conceptual, perspective view of the Figure 5 memory array.
- [0010] Figures 7-8 show partial, cross-sectional views of a substrate containing a semiconductor material at successive process steps.
- [0011] Figures 9-10 show partial, cross-sectional views of another substrate containing a semiconductor material at successive process steps.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

[0012] Figure 2 shows a partial, cross-sectional view of a memory level 200 that represents one example of an integrated circuit over which a diode-accessed, cross-point array of memory cells may be formed according to the embodiments described herein. A few options for an integrated circuit include a memory array, a peripheral circuit, a central processing unit (CPU), and application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), combinations thereof, etc. Notably, memory level 200 of Figure 2 has both a peripheral region 238 including a peripheral circuit and an array region 240 including a memory array. Peripheral region 238 may include memory cell addressing circuits and memory cell read circuits and interoperate with memory cells of array region 240. As will be appreciated from the discussion below, including a peripheral circuit as the integrated circuit and forming most or all of memory devices elevationally above the integrated circuit may enable reducing die size for the overall device.

[0013] The term "peripheral" designating peripheral region 238 refers to the function of circuits in such region and does not restrict the location of peripheral region 238 with respect to array region 240. Often, an array region may be positioned at the center of a memory device with memory cell read circuits and memory cell addressing circuits located in the periphery surrounding the array region. Hence, such circuits may be termed "peripheral" but, partly as a result of improvements in modern design and processing, may be located anywhere known to be suitable within the memory devices described herein. Also, although Figure 2 displays some detail regarding structural features of circuits in peripheral region 238, the embodiments are not restricted to such structural features. Any known memory cell read circuits, memory cell addressing circuits, and other circuits may be used in peripheral region 238 to provide an operable memory device containing memory level 200.

[0014] Without elaborating extensively on the specific structural features of circuits in peripheral region 238, it is easily observable by those of ordinary skill that a substrate 224 has openings formed therein containing insulator material 236 and forming an active area 232. Substrate 224 may include a monocrystalline semiconductor, including but not limited to monocrystalline silicon. In the context of this document, the term "semiconductor substrate" or "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

[0015] Insulator material 236 may include silicon oxide, silicon nitride, silicon oxynitride, combinations thereof, etc. Plasma enhanced chemical vapor deposition may be used to form insulator material 236 using, for example, tetraethylorthosilicate (TEOS)-based methods, which may include ozone. Conductive contacts 242 may be provided between substrate 224 and conductive plugs 234. Contacts 242 may contain cobalt silicide (CoSi_2), and/or other materials, and plugs 234 may contain tungsten, and/or other materials. Conductive vias 228, which may contain tungsten, and/or other materials, may extend through insulator material 236 electrically connecting plugs 234 with conductive metallization 226. Metallization 226 may contain aluminum, copper, and/or other materials. While vias 228 and plugs 234 provide vertical conductive interconnections, conductive lines 230 provide horizontal conductive interconnections, shown in cross-sectional view extending into and out of the sectional plane of Figure 2.

[0016] Turning to array region 240 of Figure 2, individual memory cells include a word line 202, n-type material 206, p-type material 208, memory element 210, and a bit line 204 all electrically connected in series. In the embodiment of Figure 2, word line 202, n-type material 206, and p-type material 208 are all formed in substrate 224. Among other methods, such may be accomplished by placing dopants in a common semiconductor material to provide differing conductivity types and/or dopant concentrations.

[0017] As one example, substrate 224 may exhibit p-type conductivity while the portion of substrate 224 encompassing word line 202 and n-type material 206 may exhibit n-type conductivity and be heavily doped to provide n+ material. P-type material 208 may also be heavily doped to provide p+ material. As another example, though not shown in Figure 2, the portion of substrate 224 encompassing word line 202 may be heavily doped to provide n+ material and the portion of substrate 224 encompassing n-type material 206 may be lightly doped to provide n- material. Other known doping arrangements, materials, and/or layers may be used to provide a suitable access diode

containing a p-n junction electrically connected in series with a word line and a state-changeable memory element.

[0018] In Figure 2, a contact 212 is provided between p-type material 208 and a plug 214. Contact 212 may contain a material in common with contacts 242 and plug 214 may contain a material in common with plugs 234. Being at a common elevational level and serving similar purposes, contact 212 and plug 214 may be formed at the same time as respective contacts 242 and plugs 234. A via including a conductive liner 216 and an insulator material fill 218 may be provided electrically connecting plug 214 to memory element 210. Conductive liner 216 in the via may include titanium nitride, and/or other materials, and fill 218 may include a material in common with insulator material 236. Alternatively, the via may be formed wholly of conductive material, such as TiN or TiAlN, without any insulator material fill.

[0019] A cap 220 over memory element 210 and a via 222 electrically connect memory element 210 to bit line 204. Cap 220 may include titanium nitride, and/or other materials, and via 222 may include tungsten, and/or other materials. Memory element 210 may include a chalcogenide phase change material and spans across multiple memory cells along with cap 220. In Figure 2, memory element 210 and cap 220 are represented as a continuous line parallel to bit line 204. Alternatively, memory element 210 and cap 220 may be isolated to individual memory cells. One example of a suitable phase change material includes germanium antimony tellurium (GST) which may exhibit a composition consisting of $\text{Ge}_x\text{Sb}_y\text{Te}_z$, where x, y, and z may be within ranges known to provide the desired state-changeable properties.

[0020] As may be appreciated from the discussion herein and Figures 1-2, the memory array in array region 240 implements the concept of diode-accessed, cross-point memory shown in Figure 1. The memory structure shown fits within a broader category of memory known as resistive random access memory (RRAM), which includes another category of memory known as phase change random access memory (PCRAM) also encompassing the shown memory structure. Bit line 204 extends in a direction orthogonal to word line 202 in a manner similar to that shown for bit line 104 and word line 102 in Figure 1, with word line 202 shown in cross-sectional view extending into and out of the sectional plane of Figure 2. As such, bit line 204 and word line 202 overlap at a cross-point. The access diode, containing n-type material 206 and p-type material 208, and memory element 210 extend between word line 202 and bit line 204 at the cross-point. Although word line 202 and bit line 204 are shown extending in directions orthogonal to one another, it will be appreciated that embodiments herein encompass bit lines and word lines overlapping at cross-points though not extending in orthogonal directions.

[0021] As indicated, forming silicon-based diodes may use processing temperatures in excess of 400° C. In Figure 2, n-type material 206 and p-type material 208 are positioned at an elevational level below other components, such as the metal-containing interconnects and memory element 210 that might be damaged by such processing temperatures. With the access diode at a low elevational level, silicon-based diode processing temperatures may be applied without risk to later-formed components at higher elevational levels.

[0022] Observation indicates that diode-based, cross-point memory cells might be suitable for a three-dimensional architecture except for the susceptibility of integrated circuits, such as those shown in Figure 2, to process conditions, such as processing temperatures, that may be used in forming subsequent memory levels. However, if the levels are stacked and bonded together as in the embodiments herein, a stacked, three-dimensional architecture may be used to reduce damage to underlying components. That is, components formed using process conditions potentially damaging to underlying components may be formed first followed by bonding over memory level 200, or other integrated circuits. It follows that bonding methods may be used that also reduce exposure to potentially damaging process conditions. Appropriate conductive interconnections may be made between the underlying integrated circuit and a subsequent memory level(s) bonded thereover, if desired.

[0023] In one embodiment, a method includes providing an integrated circuit having a metal-containing conductive interconnect and forming an electrical insulator material over the integrated circuit. The method also includes providing a substrate containing a semiconductor material exhibiting a first conductivity type and placing a dopant in only a portion of the semiconductor material. The dopant may be activated to provide a doped region containing the activated dopant. The doped region exhibits a second conductivity type opposite the first conductivity type and the doped region provides a junction with a portion of the semiconductor material still exhibiting the first conductivity type. After activating the dopant, the method includes bonding the substrate to the insulator material and removing at least some of the substrate where bonded to the insulator material to expose at least some of the underlying insulator material. After the removing, a memory cell is formed having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series. The access diode contains the junction as a p-n junction. The bit line and the word line overlap at a cross-point and the access diode and the memory element extend between the word line and the bit line at the cross-point.

[0024] By way of example, the metal-containing conductive interconnect may exhibit properties such that, if exposed to at least one operating condition used in the activating, a physical structure of

the interconnect would be altered. The activating of the dopant in the substrate may occur apart from the integrated circuit. Thereby, exposure of the metal-containing conductive interconnect to operating conditions used in activating the dopant may be diminished. The activating of the dopant may include heating to a temperature greater than 400° C.

[0025] The integrated circuit might include other components, such as chalcogenide phase change material, susceptible to at least one operating condition used in the activating of the dopant. That is, providing the integrated circuit may include forming another memory cell having another word line, another access diode, another state-changeable memory element containing the chalcogenide phase change material, and another bit line all electrically connected in series. The other bit line and the other word line may overlap at another cross-point and the other access diode and other memory element may extend between the other word line and the other bit line at the other cross-point. A method so applied may thus provide two memory levels of diode-based, cross-point memory cells in a three-dimensional, stacked architecture.

[0026] The semiconductor material may contain a monocrystalline material and the p-n junction may lie within the monocrystalline material. The first conductivity type may be p-type and the second conductivity type maybe n-type. Providing the substrate might include providing a monocrystalline silicon substrate exhibiting p-type conductivity as the semiconductor material.

[0027] A variety of known bonding methods may be relied on, for example, those in which the bonding may occur at no higher than 400° C. The doped region of the substrate may be bonded to the insulator material. The bonding may include bonding the substrate directly to the insulator material. Alternatively, the bonding may include providing an adhesion material between the substrate and the insulator material.

[0028] Figure 3 shows a substrate containing n-type material 306 and p-type material 308 being applied over insulator material 236 of memory level 200. The integrated circuit encompassing devices formed in array region 230 and peripheral region 238 may occupy, but not extend beyond, a lateral extent of the integrated circuit. The bonding may include forming a bond interface between the substrate and the insulator material, wherein the bond interface is continuous and substantially planar over a lateral extent. Although not shown, an adhesion material may be included. Figure 4 shows a bond interface that is continuous and substantially planer over the lateral extent within the partial view provided.

[0029] Figure 4 also shows part of p-type material 308 removed. Excess p-type material 308 may be removed using any known the method compatible with methods described herein and structures formed thereby. Chemical-mechanical polishing (CMP), wet etching, dry etching, etc. are among the possibilities. However, it is conceivable to prepare the substrate containing n-type

material 306 and p-type material 308 in advance so that excess material may be more easily removed after bonding.

[0030] Figures 7-8 show abbreviated details of a known method identified as the SMART-CUT process used by SOITEC of Benin, France and is one example of a method that involves implanting ions into a wafer and bonding a silicon layer to a substrate by thermal treatment. The SMART-CUT process is described in A. J. Auberton-Herve, "SOI: Materials to Systems," Digest of the International Electron Device Meeting, San Francisco, pg. 3-10, Dec. 1996. Even though the SMART-CUT process is known for bonding an oxidized silicon adhesion layer to a silicon wafer, such method may be modified to be of use in accomplishing the embodiments described herein.

[0031] For example, Figure 7 shows a substrate including a n-type material 706 and p-type material 708. In Figure 8, hydrogen ions 704 are implanted in p-type material 708 to form a defect material 702. Hydrogen ions may be implanted to a concentration of from 1×10^{16} to 5×10^{16} per square centimeter. Following activation of n-type and p-type dopants, n-type material 706 may be bonded to insulator material 236 directly or to an adhesion material over insulator material 236 in accordance with known processing. Thereafter, excess p-type material 708 may be broken away at defect material 702 to provide the structure shown in Figure 4. After CMP to remove remainders of defect material 702 and possibly reduce thickness of remaining p-type material 708, formation of memory cells may proceed.

[0032] Figures 9-10 show abbreviated details of a known method identified as the ELTRAN (Epitaxial Layer TRANSfer) process used by Canon Inc. of Kanagawa, Japan. The ELTRAN process is described in Yonehara et al., "ELTRAN; Novel SOI Wafer Technology," JSAP Int'l, No. 4, pg. 10-16, July 2001. In Figure 9, a portion of a substrate 804 is processed to provide a porous material 802. In the case of a silicon substrate, formation of porous material 802 may be accomplished by electrochemical reaction in HF. Even though material 802 is porous, additional semiconductor material, such as silicon, may be epitaxially grown to provide an additional thickness over porous material 802.

[0033] Either by their intrinsic properties or by placing dopants, n-type material 806 and p-type material 808 may be provided over porous material 802 as shown in Figure 10. Following any activation of dopants, n-type material 806 may be bonded to insulator material 236 directly or to an adhesion material over insulator material 236 in accordance with known processing. Thereafter, substrate 804 along with some of porous material 802 may be broken away at porous material 802 to provide a structure like that shown in Figure 4. Often a water jet may be used to assist in the removal. After CMP to remove remainders of porous material 802 and possibly reduce thickness of p-type material 808, formation of memory cells may proceed.

[0034] Bonding of n-type material 706 in a substrate as shown in Figure 7, n-type material 806 in a substrate as shown in Figure 10, or other substrates may also be accomplished by plasma enhanced bonding such as described in Suni et al., "Effects of Plasma Activation on Hydrophilic Bonding of Si and SiO₂," J. Electrochem Soc., Vol. 149, No. 6, pg. G348-51, June 2002. That is, low-pressure argon or oxygen plasma may be used to activate a surface of n-type material 706 to be bonded. Such activation promotes hydrophilic bonding, such as Si to SiO₂ bonding, at temperatures below 200° C.

[0035] In a related known method, surfaces to be bonded may be sputter-cleaned by means of energetic particle bombardment and brought into contact under slight applied pressure in a vacuum environment.

[0036] Also, it is possible to use an argon beam to activate a surface to facilitate bonding between platinum and silicon at room temperature as described in Takagi et al., "Room-Temperature Bonding of Si Wafers to Pt Films on SiO₂ or LiNbO₃ Substrates Using Ar-Beam Surface Activation," Jpn. J. Appl. Phys., Vol. 38, Part 2, No. 12B, pg. 1559-61, December 1999. Platinum might be deposited on insulator material 236 as an adhesion material.

[0037] Another low temperature bonding method includes surface activated bonding (SAB) involving deposition of metal films on both a silicon substrate and a SiO₂ substrate as described in T. Suga, "Room Temperature Bonding / SAB and Its Applications in Microelectronics," Public Lecture Series: The Impact of Wafer-Level Technologies on Advanced IC Design, Stanford University, pg. 1-18, May 24, 2001. Possible pairs of metals for use in the two films includes Cu-Cu, Al-Ti, Ni-Cu, and Al-Cu. Elevated temperature exposure up to about 450° C may facilitate bonding, though, the upper end of the range is noted as exceeding 400° C at which temperature structure alteration might begin to occur in exposed metal-containing interconnects and/or phase change material.

[0038] An organic "nanoglue" may also be used for bonding as discussed in "Nanoglue for Electronics," Technology Review, Massachusetts Institute of Technology, May 23, 2007. Essentially, a chain of carbon and hydrogen atoms with sulfur at one end and silicon at the other end may respectively hold copper and SiO₂ together. The molecules orient themselves next to each other and adhesive strength increases at temperatures up to 700° C. An expectation exists that nanoglue might be tailored to adhere different materials by attaching appropriate chemical groups at the two ends of the molecular chain. Dissimilar materials, such as insulators and semiconductors, or metals and semiconductors, may be bonded.

[0039] In the bonding shown in Figures 3-4, insulator material 236 may be silicon dioxide. Consequently, copper may be formed on the substrate including n-type material 306 and the nanoglue used as described in the "Nanoglue" reference to bond copper to silicon dioxide. The

copper may be blanket deposited across all of n-type material 306 and/or formed in a manner that provides patterned copper.

[0040] US Patent No. 6,563,133 issued to Tong pertains to a method of epitaxial-like wafer bonding at low temperature. The method involves bonding oxide-free silicon substrate pairs and other substrates at low temperature by modifying the surfaces to create defect regions. For example, plasma treatment of the surfaces to be bonded with boron-containing plasmas or surface defect regions created by ion implantation, preferably using boron, may prepare the surfaces. The surfaces may also be amorphized. Placing the treated surfaces together forms an attached pair at room temperature in ambient air. Such a method may be useful in embodiments described herein.

[0041] Following bonding, p-type material 308 shown in Figure 4 may be processed to provide a suitable thickness. Patterning through p-type material 308 and n-type material 306 using known methods may provide word line 502, n-type material 506, and p-type material 508 shown in Fig. 5. An example of one known method includes standard photolithography and dry etching. As will be appreciated from Figure 5, the removal of at least some of n-type material 306 and p-type material 308 where bonded to insulator material 236 may expose at least some of the underlying insulator material 236, or other underlying material, if present.

[0042] A variety of options exist for processing adhesion material, if provided, between n-type material 306 and insulator material 236. If the adhesion material is insulative, then it may remain or be removed during removal of some of n-type material 306 and p-type material 308 to form word line 502. When the adhesion material is insulative, it provides additional insulator material between n-type material 306 and insulator material 236. If the adhesion material remains, then the insulator material exposed upon removal of some of n-type material 306 will be the insulator material of the adhesion material. Otherwise, if the adhesion material is removed, then the insulator material exposed during processing will be insulator material 236. If the adhesion material is conductive, then it may be removed to reduce shorting between word lines, such as word lines 502.

[0043] In either circumstance of insulative or conductive adhesion material, the adhesion material may be patterned prior to bonding the substrate to insulator material 236. As one possibility, removing at least some of n-type material 306 and exposing underlying insulator material 236 might not involve removing adhesion material. Such is especially the case if the earlier patterning of the adhesion material matches the later patterning of word lines 502.

[0044] In the event that conductive adhesion material remains between word lines 502 and insulator material 236, such conductive material may provide conductive strapping of word lines 502 in accordance with known strapping techniques. Strapping may enhance conductivity of word lines 502. In this manner, the method may include forming conductive lines over insulator material 236

between the substrate and insulator material 236. Notably, adhesion material used in the bonding methods herein may be formed on the substrate containing n-type material 306, on insulator material 236, or both. Hence, patterning of adhesion material, such as to form conductive lines, may occur on the substrate containing n-type material 306, on insulator material 236, or both.

[0045] As will be appreciated from Figure 5, forming the memory cell containing word line 502 includes forming the access diode above the word line, forming the memory elements above the access diode, and forming the bit line above the memory element. Word line 502, n-type material 506, and p-type material 508 are all formed in n-type material 306 and p-type material 308 from Figure 4. N-type material 506 and p-type material 508 provide a p-n junction for the access diode. The various conductivity types and/or dopant concentrations described above for the access diode in memory level 200 are also applicable to the additional access diode formed thereover in Figure 5. As described, dopants may be activated before bonding the substrate containing n-type material 306 to insulator material 236. Consequently, the bonded substrate may provide n+/n+/p+, n+/n-/p+, n+/n+/p, or n+/n-/p doped semiconductor material to become the respective word line 502/n-type material 506/p-type material 508.

[0046] In accordance with known methods and structures, a contact 512 is provided on and in contact with p-type material 508. A via including a conductive liner 516 and an insulator material fill 518 may be provided electrically connecting contact 512 to memory element 510. Alternatively, the via may be formed wholly of conductive material without any insulator material fill. A cap 520 over memory element 510 and a via 522 electrically connect memory element 510 to bit line 504. An insulator material 536 may be provided over and around the describe components. In Figure 5, memory element 510 and cap 520 are represented as a continuous line parallel to bit line 504. Alternatively, memory element 510 and cap 520 may be isolated to individual memory cells. Composition of the components shown in Figure 5 may be selected from among the same materials as described for like components of memory level 200.

[0047] Metallization 526 and vias 528 may be provided electrically interconnecting the added array of memory cells to underlying devices in peripheral region 238 of memory level 200. As a result, the memory cell addressing circuits and memory cell read circuits of memory level 200 may interoperate with memory cells of the array added over memory level 200. Alternatively, additional memory cell addressing circuits and memory cell read circuits may be provided over memory level 200 to separately interoperate with the additional memory cells.

[0048] The added array of memory cells consequently implements the concept of diode-accessed, cross-point memory in a three-dimensional stacked architecture. Figure 6 shows a conceptual, perspective view of the stacked architecture. The simplified view of Figure 6 merely

adds a memory array 600 that includes word lines 602 having a direction orthogonal to a direction of bit line 604 and overlapping at cross-points. At cross-points, an access diode containing a n-type material 606 and a p-type material 608 is combined with a memory element 610 in an electrically-connected series extending between word line 602 and bit line 604 at the cross-point. Although two memory levels are shown in Figure 6, it will be appreciated that additional memory levels could be added and interoperate, or not interoperate, as described herein for the first two levels.

[0049] In one embodiment, a method includes forming an integrated circuit including forming a first memory cell having a first word line, a first access diode, a first state-changeable memory element containing chalcogenide phase change material, and a first bit line all electrically connected in series. The bit line and the word line overlap at a cross-point, the access diode and memory element extend between the word line and the bit line at the first cross-point, and the first memory cell also has a metal-containing conductive interconnect. An electrical insulator material is formed over the integrated circuit.

[0050] The method includes providing a substrate containing a semiconductor material exhibiting a first conductivity type, placing a dopant in only a portion of the semiconductor material, and activating the dopant apart from the integrated circuit to provide a doped region containing the activated dopant. The doped region exhibits a second conductivity type opposite the first conductivity type. The doped region provides a junction with a portion of the semiconductor material still exhibiting the first conductivity type. After activating the dopant, the method includes bonding the substrate to the insulator material. The interconnect and the first memory element exhibit properties such that, if exposed to at least one operating condition used in the activating, physical structures of the interconnect and the first memory element would be altered. At least some of the substrate is removed where bonded to the insulator material to expose at least some of the underlying insulator material.

[0051] After the removing, the method includes forming a second memory cell having a second word line, a second access diode, a second state-changeable memory element containing chalcogenide phase change material, and a second bit line all electrically connected in series. The second access diode contains the junction as a p-n junction, the second bit line and the second word line overlap at a second cross-point, and the second access diode and second memory element extending between the second word line and the second bit line at the second cross-point.

[0052] By way of example, the semiconductor material may be a monocrystalline material, the first conductivity type may be p-type, the second conductivity type may be n-type, and the p-n junction may lay within the monocrystalline material. Also, the bonding may include bonding the doped region of the substrate to the insulator material at no higher than 400° C. The integrated

circuit may occupy, but not extend beyond, a lateral extent of the integrated circuit and the bonding may include forming a bond interface between the substrate and the insulator material, the bond interface being continuous and substantially planar over the lateral extent.

[0053] In one embodiment, a method includes providing an integrated circuit having a metal-containing conductive interconnect and forming an electrical insulator material over the integrated circuit. The method includes providing a substrate containing a semiconductor material exhibiting p-type conductivity, placing a dopant in only a portion of the semiconductor material, and activating the dopant apart from the integrated circuit by heating to greater than 400° C to provide a doped region containing the activated dopant. The doped region exhibits n-type conductivity and the doped region provides a p-n junction with a portion of the semiconductor material still exhibiting p-type conductivity. After activating the dopant, the n-type doped region of the substrate is bonded to the insulator material at no higher than 400° C. At least some of the substrate is removed where bonded to the insulator material to expose at least some of the underlying insulator material

[0054] After the removing, the method includes forming a memory cell having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series. The access diode contains the p-n junction, the bit line and the word line overlap at a cross-point, and the access diode and memory element extend between the word line and the bit line at the cross-point.

[0055] In addition to methods, embodiments also address memory devices. In one embodiment, a memory device includes an integrated circuit having a metal-containing conductive interconnect and an electrical insulator material over the integrated circuit. The memory device includes a memory cell having a word line, an access diode above the word line, a state-changeable memory element above the access diode and containing chalcogenide phase change material, and a bit line above the memory element all electrically connected in series. The access diode contains a p-n junction in a semiconductor material, the bit line and the word line overlapping at a cross-point and the access diode and memory element extending between the word line and the bit line at the cross-point. An adhesion material is over the insulator material and bonds the word line to the insulator material.

[0056] By way of example, the integrated circuit may include a structure selected from the group consisting of a memory array, a peripheral circuit, a central processing unit, an application-specific integrated circuit, a field-programmable gate array, and combinations thereof. The integrated circuit may include a peripheral circuit configured to operate the memory cell formed thereover. The adhesion material may include one or more metal films, an organic nanoglue, or combinations thereof.

CLAIMS

We claim:

1. A method comprising:
providing an integrated circuit having a metal-containing conductive interconnect;
forming an electrical insulator material over the integrated circuit;
providing a substrate containing a semiconductor material exhibiting a first conductivity type;
placing a dopant in only a portion of the semiconductor material;
activating the dopant to provide a doped region containing the activated dopant, the doped region exhibiting a second conductivity type opposite the first conductivity type and the doped region providing a junction with a portion of the semiconductor material still exhibiting the first conductivity type;
after activating the dopant, bonding the substrate to the insulator material;
removing at least some of the substrate where bonded to the insulator material to expose at least some of the underlying insulator material; and
after the removing, forming a memory cell having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series, the access diode containing the junction as a p-n junction, the bit line and the word line overlapping at a cross-point, and the access diode and memory element extending between the word line and the bit line at the cross-point.
2. The method of claim 1 wherein the providing of the integrated circuit comprises forming another memory cell having another word line, another access diode, another state-changeable memory element containing chalcogenide phase change material, and another bit line all electrically connected in series, the other bit line and the other word line overlapping at another cross-point and the other access diode and other memory element extending between the other word line and the other bit line at the other cross-point.
3. The method of claim 1 wherein the insulator material is selected from the group consisting of silicon oxide, silicon nitride, silicon oxynitride, and combinations thereof.

4. The method of claim 1 wherein the interconnect exhibits properties such that, if exposed to at least one operating condition used in the activating, a physical structure of the interconnect would be altered.
5. The method of claim 1 wherein the activating of the dopant in the substrate occurs apart from the integrated circuit.
6. The method of claim 1 wherein the activating comprises heating to greater than 400° C.
7. The method of claim 1 wherein the semiconductor material comprises a monocrystalline material and the p-n junction lies within the monocrystalline material.
8. The method of claim 1 wherein the first conductivity type is p-type and the second conductivity type is n-type.
9. The method of claim 1 wherein providing the substrate comprises providing a monocrystalline silicon substrate exhibiting p-type conductivity as the semiconductor material.
10. The method of claim 1 wherein the bonding comprises bonding the doped region of the substrate to the insulator material.
11. The method of claim 1 wherein the bonding comprises bonding the substrate directly to the insulator material.
12. The method of claim 1 wherein the bonding comprises providing an adhesion material between the substrate and the insulator material.
13. The method of claim 1 wherein the bonding occurs at no higher than 400° C.
14. The method of claim 1 wherein the integrated circuit occupies, but does not extend beyond, a lateral extent of the integrated circuit and the bonding comprises forming a bond interface between the substrate and the insulator material, the bond interface being continuous and substantially planar over the lateral extent.
15. The method of claim 1 wherein forming the memory cell comprises forming the access diode above the word line, forming the memory element above the access diode, and forming the bit line above the memory element.

16. The method of claim 1 further comprising forming conductive lines over the insulator material between the substrate and the insulator material.

17. A method comprising:

- forming an integrated circuit including forming a first memory cell having a first word line, a first access diode, a first state-changeable memory element containing chalcogenide phase change material, and a first bit line all electrically connected in series, the bit line and the word line overlapping at a cross-point, the access diode and memory element extending between the word line and the bit line at the first cross-point, and the first memory cell also having a metal-containing conductive interconnect;
- forming an electrical insulator material over the integrated circuit;
- providing a substrate containing a semiconductor material exhibiting a first conductivity type;
- placing a dopant in only a portion of the semiconductor material;
- activating the dopant apart from the integrated circuit to provide a doped region containing the activated dopant, the doped region exhibiting a second conductivity type opposite the first conductivity type and the doped region providing a junction with a portion of the semiconductor material still exhibiting the first conductivity type;
- after activating the dopant, bonding the substrate to the insulator material, the interconnect and the first memory element exhibiting properties such that, if exposed to at least one operating condition used in the activating, physical structures of the interconnect and the first memory element would be altered;
- removing at least some of the substrate where bonded to the insulator material to expose at least some of the underlying insulator material; and
- after the removing, forming a second memory cell having a second word line, a second access diode, a second state-changeable memory element containing chalcogenide phase change material, and a second bit line all electrically connected in series, the second access diode containing the junction as a p-n junction, the second bit line and the second word line overlapping at a second cross-point, and the second access diode and second memory element extending between the second word line and the second bit line at the second cross-point.

18. The method of claim 17 wherein the semiconductor material comprises a monocrystalline material, the first conductivity type is p-type, the second conductivity type is n-type, and the p-n junction lies within the monocrystalline material.

19. The method of claim 17 wherein the bonding comprises bonding the doped region of the substrate to the insulator material at no higher than 400° C.

20. The method of claim 17 wherein the integrated circuit occupies, but does not extend beyond, a lateral extent of the integrated circuit and the bonding comprises forming a bond interface between the substrate and the insulator material, the bond interface being continuous and substantially planar over the lateral extent.

21. The method of claim 17 wherein forming the second memory cell comprises forming the second access diode above the second word line, forming the second memory element above the second access diode, and forming the second bit line above the second memory element.

22. A method comprising:
providing an integrated circuit having a metal-containing conductive interconnect;
forming an electrical insulator material over the integrated circuit;
providing a substrate containing a semiconductor material exhibiting p-type conductivity;
placing a dopant in only a portion of the semiconductor material;
activating the dopant apart from the integrated circuit by heating to greater than 400° C to provide a doped region containing the activated dopant, the doped region exhibiting n-type conductivity and the doped region providing a p-n junction with a portion of the semiconductor material still exhibiting p-type conductivity;
after activating the dopant, bonding the n-type doped region of the substrate to the insulator material at no higher than 400° C;
removing at least some of the substrate where bonded to the insulator material to expose at least some of the underlying insulator material; and
after the removing, forming a memory cell having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series, the access diode containing the p-n junction, the bit line and the word line overlapping at a cross-point, and the access diode and memory element extending between the word line and the bit line at the cross-point.

23. The method of claim 22 wherein the semiconductor material comprises a monocrystalline material and the p-n junction lies within the monocrystalline material.

24. The method of claim 22 wherein the integrated circuit occupies, but does not extend beyond, a lateral extent of the integrated circuit and the bonding comprises forming a bond interface between the substrate and the insulator material, the bond interface being continuous and substantially planar over the lateral extent.

25. The method of claim 22 wherein forming the memory cell comprises forming the access diode above the word line, forming the memory element above the access diode, and forming the bit line above the memory element.

26. A memory device comprising:
an integrated circuit having a metal-containing conductive interconnect;
an electrical insulator material over the integrated circuit;
a memory cell having a word line, an access diode above the word line, a state-changeable memory element above the access diode and containing chalcogenide phase change material, and a bit line above the memory element all electrically connected in series, the access diode containing a p-n junction in a semiconductor material, the bit line and the word line overlapping at a cross-point, and the access diode and memory element extending between the word line and the bit line at the cross-point; and
an adhesion material over the insulator material and bonding the word line to the insulator material.

27. The device of claim 26 wherein the integrated circuit comprises a structure selected from the group consisting of a memory array, a peripheral circuit, a central processing unit, an application-specific integrated circuit, a field-programmable gate array, and combinations thereof.

28. The device of claim 26 wherein the integrated circuit comprises a peripheral circuit configured to operate the memory cell formed thereover.

29. The device of claim 26 wherein the adhesion material comprises one or more metal films, an organic nanoglue, or combinations thereof.

30. The device of claim 26 wherein the adhesion material is electrically conductive and is configured to provide conductive strapping along the word line.

31. A memory device comprising:

an integrated circuit including a first memory cell having a first word line, a first access diode, a first state-changeable memory element containing chalcogenide phase change material, and a first bit line all electrically connected in series, the bit line and the word line overlapping at a cross-point, the access diode and memory element extending between the word line and the bit line at the first cross-point, and the first memory cell also having a metal-containing conductive interconnect;

an electrical insulator material over the integrated circuit;

a second memory cell having a second word line, a second access diode above the second word line, a second state-changeable memory element above the second access diode and containing chalcogenide phase change material, and a second bit line above the second memory element all electrically connected in series, the second access diode containing a p-n junction in a monocrystalline semiconductor material, the second bit line and the second word line overlapping at a second cross-point, and the second access diode and second memory element extending between the second word line and the second bit line at the second cross-point; and

an electrically conductive adhesion material over the insulator material and bonding the second word line to the insulator material and being configured to provide conductive strapping along the word line.

1/7






FIG. 1
PRIOR ART



2/7



3/7




Fig. 3

4/7




Fig. 4

5/7




FIG. 5

6/7




FIG. 6







FIG. 7

7/7



A. CLASSIFICATION OF SUBJECT MATTER***H01L 27/115(2006.01)i, H01L 21/8247(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/115; H01L 21/46; H01L 21/8238; H01L 23/48; H01L 27/108; H01L 29/78; H01L 33/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

(Chinese Patents and application for patent)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: memory, stacked architecture, bonding

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2005-0112846 A1 (NEAL MEYER et al.) 26 May 2005 See abstract, fig 1 - fig 11, claim 1 - claim 35	1-31
A	US 2005-0280061 A1 (SANG-YUN LEE) 22 December 2005 See abstract, fig 1 - fig 34	1-31
A	US 2005-0280155 A1 (SANG-YUN LEE) 22 December 2005 See abstract, fig 1 - fig 27	1-31
A	US 6133640 A1 (LEEDY; GLENN J.) 17 October 2000 See abstract, fig 1 - fig 4, claim 1 - claim 36	1-31



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

29 APRIL 2010 (29.04.2010)

Date of mailing of the international search report

30 APRIL 2010 (30.04.2010)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

YEO, In Hong

Telephone No. 82-42-481-5673



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/057017

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005-0112846 A1	26.05.2005	GB 0425067 D0 GB 2409336 A JP 2005-159350 A US 6967149 B2	15.12.2004 22.06.2005 16.06.2005 22.11.2005
US 2005-0280061 A1	22.12.2005	CN 1809914 A CN 1809914 C0 EP 1636831 A2 JP 2007-525004 A KR 10-0904771 B1 KR 10-2009-0120937 A US 2002-0159067 A1 US 2004-0262635 A1 US 2005-0218521 A1 US 2005-0220949 A1 US 2005-0280042 A1 US 2005-0280154 A1 US 2005-0280155 A1 US 2005-0280156 A1 US 2005-0282356 A1 US 2006-0275962 A1 US 2007-0077694 A1 US 2008-0032463 A1 US 2008-0038902 A1 US 2008-0048327 A1 US 2008-0191312 A1 US 2008-0261380 A1 US 2008-0265360 A1 US 2009-0111241 A1 US 2009-0224364 A1 US 2009-0267233 A1 US 2009-0325343 A1 US 2010-0038743 A1 US 6373569 B1 US 6646743 B2 US 7052941 B2 US 7378702 B2 US 7470142 B2 US 7470598 B2 US 7632738 B2 US 7633162 B2 US 7671371 B2 WO 2005-010934 A2 WO 2005-010934 A3 WO 98-20313 A1	26.07.2006 26.07.2006 22.03.2006 30.08.2007 26.06.2009 25.11.2009 31.10.2002 30.12.2004 06.10.2005 06.10.2005 22.12.2005 22.12.2005 22.12.2005 22.12.2005 22.12.2005 07.12.2006 05.04.2007 07.02.2008 14.02.2008 28.02.2008 14.08.2008 23.10.2008 30.10.2008 30.04.2009 10.09.2009 29.10.2009 31.12.2009 18.02.2010 16.04.2002 11.11.2003 30.05.2006 27.05.2008 30.12.2008 30.12.2008 15.12.2009 15.12.2009 02.03.2010 03.02.2005 03.02.2005 14.05.1998
US 2005-0280155 A1	22.12.2005	CN 1809914 A CN 1809914 C0 EP 1636831 A2 JP 2007-525004 A	26.07.2006 26.07.2006 22.03.2006 30.08.2007

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/057017

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6133640 A1	17.10.2000	KR 10-0904771 B1	26.06.2009
		KR 10-2009-0120937 A	25.11.2009
		US 2002-0159067 A1	31.10.2002
		US 2004-0262635 A1	30.12.2004
		US 2005-0218521 A1	06.10.2005
		US 2005-0220949 A1	06.10.2005
		US 2005-0280042 A1	22.12.2005
		US 2005-0280061 A1	22.12.2005
		US 2005-0280154 A1	22.12.2005
		US 2005-0280156 A1	22.12.2005
		US 2005-0282356 A1	22.12.2005
		US 2006-0275962 A1	07.12.2006
		US 2007-0077694 A1	05.04.2007
		US 2008-0032463 A1	07.02.2008
		US 2008-0038902 A1	14.02.2008
		US 2008-0048327 A1	28.02.2008
		US 2008-0191312 A1	14.08.2008
		US 2008-0261380 A1	23.10.2008
		US 2008-0265360 A1	30.10.2008
		US 2009-0111241 A1	30.04.2009
		US 2009-0224364 A1	10.09.2009
		US 2009-0267233 A1	29.10.2009
		US 2009-0325343 A1	31.12.2009
		US 2010-0038743 A1	18.02.2010
		US 6373569 B1	16.04.2002
		US 6646743 B2	11.11.2003
		US 7052941 B2	30.05.2006
		US 7378702 B2	27.05.2008
		US 7470142 B2	30.12.2008
		US 7470598 B2	30.12.2008
		US 7632738 B2	15.12.2009
		US 7633162 B2	15.12.2009
		US 7671371 B2	02.03.2010
		WO 2005-010934 A2	03.02.2005
		WO 2005-010934 A3	03.02.2005
		WO 98-20313 A1	14.05.1998
		CN 100409425 C	06.08.2008
		CN 101188235 A	28.05.2008
		CN 101188235 A	28.05.2008
		CN 101188235 C0	28.05.2008
		CN 1155050 C0	23.06.2004
		CN 1268925 A0	04.10.2000
		CN 1525485 A	01.09.2004
		CN 1525485 A	01.09.2004
		CN 1525485 C0	01.09.2004
		CN 1525549 A	01.09.2004
		CN 1525549 A	01.09.2004
		CN 1525549 C0	06.08.2008
		EP 0975472 A1	02.02.2000
		EP 1986233 A2	29.10.2008

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/057017

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		JP 2002-516033 A	28.05.2002
		JP 2008-028407 A	07.02.2008
		JP 2008-166831 A	17.07.2008
		JP 2008-166832 A	17.07.2008
		JP 2008-172254 A	24.07.2008
		KR 10-0639752 B1	27.10.2006
		KR 10-0711820 B1	02.05.2007
		KR 10-0785821 B1	13.12.2007
		TW 412854 A	21.11.2000
		TW 412854 B	21.11.2000
		US 2001-0033030 A1	25.10.2001
		US 2002-0132465 A1	19.09.2002
		US 2002-0135075 A1	26.09.2002
		US 2003-0057564 A1	27.03.2003
		US 2003-0173608 A1	18.09.2003
		US 2004-0070063 A1	15.04.2004
		US 2004-0097008 A1	20.05.2004
		US 2004-0132231 A1	08.07.2004
		US 2004-0151043 A1	05.08.2004
		US 5915167 A1	22.06.1999
		US 6551857 B2	22.04.2003
		US 6563224 B2	13.05.2003
		US 6632706 B1	14.10.2003
		US 7138295 B2	21.11.2006
		US 7193239 B2	20.03.2007
		US 7474004 B2	06.01.2009
		US 7504732 B2	17.03.2009
		WO 98-45130 A1	15.10.1998