

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number  
WO 03/105206 A1

- (51) International Patent Classification<sup>7</sup>: H01L 21/285
- (21) International Application Number: PCT/US03/18140
- (22) International Filing Date: 10 June 2003 (10.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/387,867 10 June 2002 (10.06.2002) US
- (71) Applicant: AMBERWAVE SYSTEMS CORPORATION [US/US]; 13 Garabedian Drive, Salem, NH 03079 (US).
- (72) Inventors: LANGDO, Thomas, A.; 195 Binney Street, Apt. 4302, Cambridge, MA 02142 (US). LOCHTEFELD, Anthony, J.; 29 Charnwood Road, Somerville, MA 02144 (US).
- (74) Agent: BELOBORODOV, Mark, L.; Testa, Hurwitz & Thibault, LLP, High Street Tower, 125 High Street, Boston, MA 02110 (US).


- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: GROWING SOURCE AND DRAIN ELEMENTS BY SELECTIVE EPITAXY



(57) **Abstract:** Methods for fabricating facetless semiconductor structures using commercially available chemical vapor deposition systems are disclosed herein. A key aspect of the invention includes selectively depositing an epitaxial layer of at least one semiconductor material on the semiconductor substrate while *in situ* doping the epitaxial layer to suppress facet formation. Suppression of faceting during selective epitaxial growth by *in situ* doping of the epitaxial layer at a predetermined level rather than by manipulating spacer composition and geometry alleviates the stringent requirements on the device design and increases tolerance to variability during the spacer fabrication.



WO 03/105206 A1



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**GROWING SOURCE AND DRAIN ELEMENTS BY SELECTIVE EPITAXY***CROSS-REFERENCE TO RELATED APPLICATIONS*

[0001] This application claims priority to and the benefit of U.S. Provisional Application Serial No. 60/387,867 filed June 10, 2002, the entire disclosure of which is incorporated herein by reference.

*FIELD OF THE INVENTION*

[0002] The present invention relates generally to semiconductor fabrication methods and, more specifically, to methods for fabricating semiconductor devices having substantially facetless raised source and drain elements.

*BACKGROUND*

[0003] In order to improve performance and packing density of modern microelectronic devices, it is often desirable to reduce channel lengths of metal-oxide-semiconductor-field-effect transistors ("MOSFETs") during device design. As the MOSFET channel length decreases, however, short channel effects and parasitic resistance become of increasing concern. To minimize short channel effects in bulk silicon devices, for example, the source/drain doping junction depths are decreased during scaling. But shallower junctions require the use of thinner silicides to minimize leakage current from the silicon/silicide interface to the junction depletion region, which, at the same time, may increase parasitic contact resistances. As another example, to improve performance of a silicon-on-insulator ("SOI") device by reducing short channel effects, its silicon region should preferably be less than about 20 nm thick. Conventional silicide formation processes, however, may consume substantially the entire silicon layer of such thickness, which may, in turn, result in undesirably large leakage currents and parasitic contact resistance because the silicide/silicon interface area is small.

[0004] The increasing operating speeds and computing power of microelectronic devices have recently given rise to the need for an increase in the complexity and functionality of the semiconductor substrates that are used as the starting substrate in these microelectronic devices. Such "virtual substrates" based on silicon and germanium provide a platform for new













- 8 -

gas, the source gas also includes an etchant for suppressing nucleation of the at least one semiconductor material over the dielectric region during deposition. The etchant may include hydrogen chloride or chlorine.

[0028] In yet another embodiment of the invention, the epitaxial layer is doped by adding a dopant to the epitaxial layer during deposition of the epitaxial layer. Examples of suitable dopants are phosphorus, arsenic, antimony, and boron. The dopant may be added to the epitaxial layer by introducing a dopant gas, such as phosphine, arsine, stibine, and diborane, into the chamber. According to one feature of this embodiment, the first predetermined level of doping ranges from about  $10^{17}$  to about  $10^{19}$   $\text{cm}^{-3}$

10 [0029] The epitaxial layer may include at least one of silicon and germanium. Also, the dielectric region may include at least one of silicon oxide and silicon nitride. Optionally, the dielectric region may have a two-layered spacer structure including a silicon oxide layer and a silicon nitride layer disposed thereon.

[0030] In some embodiments of the invention, the semiconductor substrate includes silicon. In other embodiments, the semiconductor substrate may include a silicon wafer; an insulating layer disposed thereon; and a strained semiconductor layer, for example, silicon or germanium, disposed on the insulating layer. Alternatively, the semiconductor substrate may include a silicon wafer; a compositionally uniform relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer deposited thereon; and a strained silicon layer deposited on the relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer. In this embodiment, the semiconductor substrate may also include a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  layer disposed between the compositionally uniform relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer and the silicon wafer, or an insulating layer disposed between the compositionally uniform relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer and the silicon wafer.

[0031] In still another embodiment of the invention, the temperature in the chamber during selective deposition of the epitaxial layer ranges from about 300 °C to about 900 °C, for example, from about 500 °C to about 700 °C. Also, the epitaxial layer may be deposited at a rate greater than about 1 nm/min.

[0032] In one embodiment of the invention, the method includes the steps of fabricating an n-channel MOSFET in a first portion of the semiconductor region; and fabricating a p-channel MOSFET in a second portion of the semiconductor region. According to one feature of this embodiment, the method includes counter-doping the first portion or the second portion at a



- 10 -

using commercially available chemical vapor deposition systems. Facet formation in the epitaxial layer is suppressed by doping the epitaxial layer at a predetermined level *in situ* during epitaxial growth, which increases tolerance to variability during the spacer fabrication process.

[0036] Referring to FIG. 4, a substrate 40 suitable for use with the invention, comprises a semiconductor, such as silicon or silicon deposited over an insulator, such as, for example, SiO<sub>2</sub>. In one embodiment, several layers collectively indicated as 42 are formed on the substrate 40. The layers 42 may be grown, for example, in a CVD system, including a reduced-pressure chemical vapor deposition system (LPCVD), atmospheric-pressure chemical vapor deposition system (APCVD), and plasma-enhanced chemical vapor deposition system (PECVD). In this embodiment, the layers 42 and the substrate 40 may be referred to together as a "semiconductor substrate 44."

[0037] The layers 42 include a graded layer 46 disposed over the substrate 40. The graded layer 46 may include SiGe with a grading rate of, for example, 10% Ge/ $\mu\text{m}$  of thickness, with a thickness T1 of, for example, 2 - 9  $\mu\text{m}$ , and grown, for example, at 600 - 1100 °C. A relaxed layer 48 is disposed over the graded layer 46. The relaxed layer 48 may include, for example, Si<sub>1-x</sub>Ge<sub>x</sub> with a uniform composition containing, for example, 20 - 90% Ge, (i.e.,  $0.2 \leq x \leq 0.9$ ) having a thickness T2 ranging from, e.g., about 0.2  $\mu\text{m}$  to about 2  $\mu\text{m}$ . In an alternative embodiment, the relaxed layer 48 may be formed directly on the substrate 40, without the graded layer 46.

[0038] A tensilely strained layer 50 is disposed over relaxed layer 48, sharing an interface therewith. In one embodiment, the tensilely strained layer 50 is formed of silicon. In other embodiments, the tensilely strained layer 50 may be formed of SiGe, or at least one of a group II, a group III, a group V, and a group VI element. The tensilely strained layer 50 may have a starting thickness T3 ranging, for example, from about 50 angstroms to about 300 angstroms (Å).

[0039] In some embodiments, a compressively strained layer (not shown) may be disposed between the relaxed layer 48 and the tensilely strained layer 50. In an embodiment, the compressively strained layer includes Si<sub>1-y</sub>Ge<sub>y</sub> with a Ge content (y) higher than the Ge content (x) of the relaxed Si<sub>1-x</sub>Ge<sub>x</sub> layer 48. The compressively strained layer may contain, for example 40 - 100% Ge and have a thickness ranging, e.g., from about 10 angstroms to about 200 angstroms (Å).









- 15 -

MOSFET ("PMOS") in a second portion of the semiconductor region so that both MOSFETs are disposed on the same substrate. Accordingly, in this embodiment, *in situ* doping that is used during the epitaxial growth to suppress facet formation is sufficiently low so that it will not interfere with introduction of additional dopants of opposite type ("counterdoping") that is necessary in order to manufacture both n-channel and p-channel MOSFETs on the same substrate. This counterdoping may be performed with suitable masking in place for either NMOS (if the *in situ* doping to suppress faceting was p-type) or PMOS (if the *in situ* doping to suppress faceting was n-type), thus allowing CMOS fabrication. Accordingly, in this embodiment of the invention, a level of *in situ* doping that is used during the epitaxial growth to suppress facet formation does not exceed the level of counterdoping (for example, ion implantation) that is necessary for CMOS fabrication. For example, in one variation of this embodiment, the level of *in situ* doping ranges from about  $10^{17}$  to about  $10^{19}$   $\text{cm}^{-3}$ , which does not interfere with a typical doping level used during CMOS fabrication that usually exceeds about  $10^{20}$   $\text{cm}^{-3}$ .

15 [0055] Other embodiments incorporating the concepts disclosed herein may be used without departing from the spirit and scope of the invention. The described embodiments are to be considered in all respects as only illustrative and not restrictive. Therefore, it is intended that the scope of the invention be only limited by the following claims.





- 18 -

- 1 21. The method of claim 20 wherein the strained semiconductor layer comprises silicon or  
2 germanium.
- 1 22. The method of claim 1 wherein the semiconductor substrate comprises  
2 a silicon wafer;  
3 a compositionally uniform relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer deposited thereon; and  
4 a strained silicon layer deposited on the relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer
- 1 23. The method of claim 22 wherein the semiconductor substrate further comprises a  
2 compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  layer disposed between the compositionally uniform  
3 relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer and the silicon wafer.
- 1 24. The method of claim 22 wherein the semiconductor substrate further comprises an  
2 insulating layer disposed between the compositionally uniform relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer  
3 and the silicon wafer.
- 1 25. The method of claim 1 wherein the temperature in the chamber during selective  
2 deposition of the epitaxial layer ranges from about 300 °C to about 900 °C.
- 1 26. The method of claim 25 wherein the temperature in the chamber during selective  
2 deposition of the epitaxial layer further ranges from about 500 °C to about 700 °C.
- 1 27. The method of claim 1 wherein the epitaxial layer is deposited at a rate greater than about  
2 1 nm/min.
- 1 28. The method of claim 1 further comprising:  
2 fabricating a n-channel MOSFET in a first portion of the semiconductor region;  
3 and  
4 fabricating a p-channel MOSFET in a second portion of the semiconductor  
5 region.
- 1 29. The method of claim 28 comprising counter-doping the first portion or the second portion  
2 at a second predetermined level.
- 1 30. The method of claim 29 wherein the first predetermined level of doping does not exceed  
2 the second predetermined level of doping.

- 1 31. The method of claim 1 further comprising forming a metal silicide layer over the  
2 semiconductor region.
- 1 32. The method of claim 1 wherein the surface of the semiconductor substrate has a  
2 substantially (100) crystallographic orientation.
- 1 33. The method of claim 1 wherein the dielectric region comprises a sidewall having an  
2 angle relative to the semiconductor substrate, the angle ranging from about 60° to about  
3 90°.
- 1 34. The method of claim 32 wherein the sidewall is substantially aligned with the <110>  
2 crystallographic plane of the semiconductor substrate
- 1 35. The method of claim 32 wherein the sidewall is substantially aligned with the <100>  
2 crystallographic plane of the semiconductor substrate.




FIG. 1





FIG. 2



**FIG. 3**




FIG. 4




FIG. 5




FIG. 6

## INTERNATIONAL SEARCH REPORT

PCT/US 03/18140

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L21/285

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages                         | Relevant to claim No. |
|------------|------------------------------------------------------------------------------------------------------------|-----------------------|
| X          | US 2001/045604 A1 (WASHIO KATSUYOSHI ET AL) 29 November 2001 (2001-11-29) paragraphs '0081!-'0107!<br>---- | 1-19                  |
| A          | US 6 214 679 B1 (CHAU ROBERT S ET AL) 10 April 2001 (2001-04-10) the whole document<br>----                |                       |
| A          | US 6 235 575 B1 (KASAI NAOKI ET AL) 22 May 2001 (2001-05-22) column 6, line 4-52<br>-----                  |                       |

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*Z\* document member of the same patent family

Date of the actual completion of the international search

28 October 2003

Date of mailing of the international search report

05/11/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Boetticher, H

# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US 03 18140

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

Continuation of Box I.2

Claims Nos.: 20-35

D1: US2001/0045604 A1, see especially paragraphs 81 to 100, shows in Fig. 4(b) and corresponding text almost no facet formation when growing SiGe at a pressure of 50 kPa on a silicon substrate with silicon nitride as dielectric on second portions thereof. The used gases, e.g. silane as source gas, phosphine as doping gas, hydrogen as carrier gas etc. correspond to those used in the present application, rendering D1 relevant to claims 1 to 19.

D1 therefore destroys a common inventive concept linking the claims dependent on claim 1. However, inviting for payment of additional search fees was considered inappropriate since according to paragraph 18 of the present application, facetless growth in commercially available atmospheric pressure chemical vapor deposition (= APCVD) systems is state of the art. Thus, the disadvantages cited in paragraph 20 of the application, namely deposition based on UHVCVD, no longer exist because APCVD has already been used for facetless deposition. Accordingly, claim 1 did not define the invention properly with respect to the prior art known to the Applicant.

The invention being not properly defined in claim 1, a meaningful complete search becomes impossible, so asking for additional search fees was considered inappropriate.

The applicant's attention is drawn to the fact that claims, or parts of claims, relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure.

INTERNATIONAL SEARCH REPORT

PCT/US 03/18140

**Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)**

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

- 1.  Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
- 2.  Claims Nos.: 20-35  
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:  
see FURTHER INFORMATION sheet PCT/ISA/210
  
- 3.  Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

- 1.  As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
  
- 2.  As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
  
- 3.  As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
  
- 4.  No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- The additional search fees were accompanied by the applicant's protest.
- No protest accompanied the payment of additional search fees.

## INTERNATIONAL SEARCH REPORT

PCT/US 03/18140

| Patent document<br>cited in search report |    | Publication<br>date |      | Patent family<br>member(s) | Publication<br>date |
|-------------------------------------------|----|---------------------|------|----------------------------|---------------------|
| US 2001045604                             | A1 | 29-11-2001          | JP   | 2001338988 A               | 07-12-2001          |
|                                           |    |                     | TW   | 502443 B                   | 11-09-2002          |
| -----                                     |    |                     |      |                            |                     |
| US 6214679                                | B1 | 10-04-2001          | NONE |                            |                     |
| -----                                     |    |                     |      |                            |                     |
| US 6235575                                | B1 | 22-05-2001          | JP   | 3219051 B2                 | 15-10-2001          |
|                                           |    |                     | JP   | 11330233 A                 | 30-11-1999          |
| -----                                     |    |                     |      |                            |                     |