Section 29(1) Regulation 3.1(2)

#### AUSTRALIA

#### PATENTS ACT 1990

## NOTICE OF ENTITLEMENT

We, SF2 CORPORATION of 140 Kifer Court, Sunnyvale, CA 94086, U.S.A. being the applicant in respect of Application No. 60,596/90, state the following:-

The person nominated for the grant of the patent: has entitlement from the actual inventor(s) by virtue of the following: The applicant is the assignee of the invention from the inventor.

The person nominated for the grant of the patent:

has entitlement from the applicant of the application listed in the declaration under Article 8 of the PCT by virtue of the following: The applicant is the assignee of the invention from the inventor

'The basic application(s) listed in the declaration made under Article

'is/are the first application(s) made in a Convention country in respect . of the invention

CORPORATION By thei tent Attorneys ЛØ A. HALIDAY

28 February 1992

Date:

# (12) PATENT ABRIDGMENT (11) Document No. AU-B-60596/90 (19) AUSTRALIAN PATENT OFFICE (10) Acceptance No. 634124 (Modified Examination) (54) Title METHOD AND CIRCUIT FOR DECODING A MANCHESTER CODE SIGNAL International Patent Classification(s) (51)<sup>5</sup> H03M 005/12 (21) Application No. : 60596/90 (22) Application Date : 26.06.90 (87) PCT Publication Number : W091/01597

AU9060596

. . ./2

(30) Priority Data

(31) Number (32) Date (33) Country 385534 25.07.89 US UNITED STATES OF AMERICA

(43) Publication Date : 22.02.91

(44) Publication Date of Accepted Application : 11.02.93

- (71) Applicant(s) MICRO TECHNOLOGY, INC.
- (72) Inventor(s) HOKE STEPHENS JOHNSON
   (74) Attorney or Agent
- CULLEN & CO, GPO Box 1074, BRISBANE QLD 4001
- (57) Claim

1. A method for extracting a data signal from a Manchester code signal, the Manchester code signal having low and high states, rising and falling transitions between the low and high states, and a clock period defining data cells, the method comprising the steps of:

detecting the transitions in the Manchester code signal;

for each detected transition, determining the state of the Manchester code signal at a point in the Manchester code signal between one-half and one clock period preceding the detected transition; and

generating an output signal having first and second states corresponding respectively to low and high states, the output signal being characterized with respect to each detected transition and correspondingly determined state of the Manchester code signal in that:

# (11) AU-B-60596/90 (10) 634124


a. if a detected transition is a rising transition and the determined state of the Manchester code signal is a low state, the output signal changes from the second state to the first state;

b. if a detected transition is a rising transition and the determined state of the Manchester code signal is a high state, the output signal remains in its previous state;

c. if a detected transition is a falling transition and the determined state of the Manchester code signal is a low state, the output signal remains in its previous state; and

d. if a detected transition is a falling transition and the determined state of the Manchester code signal is a high state, the output signal changes from the first state state to the second state.

-2-



\* See back of page

I.

2

3

٨

5

PCT/US90/03629

METHOD AND CIRCUIT FOR DECODING A MANCHESTER CODE SIGNAL

1

## 6 Background of the Invention

7 The present invention relates to a circuit for 8 extracting separate data and clock signals from a Manchester 9 encoded digital communication signal.

Manchester encoding is commonly used in bit-serial 10 digital communications, and numerous types of Manchester 11 decoder circuits exist in the prior art. Many of these 12 circuits are incapable of accurately decoding a Manchester 13 signal at high speed, typically because signal propagation 14 delays in the components of the circuits are either too long 15 (i.e., the circuit is slow) or not sufficiently 16 controllable. Such circuits include those having one-shot 17 logic circuits and those implemented using TTL logic. 18 Further, of the prior art Manchester decoder circuits that 19 are capable of reliable operation at high speed, many are 20 complicated and expensive. Such circuits include phase-21 locked loop circuits and fast-sampling state machines. 22 Summary Of The Invention 23

The present invention is a reliable method and circuit for decoding a Manchester encoded signal. The circuit includes a pair of latch circuits which are used to 27

PCT/US90/03629

detect transitions or edges in the encoded signal for ł 2 providing respectively set and reset pulses to a third latch circuit, an output of which comprises the decoded data of 3 the Manchester signal. The circuit also includes two delay ٨ elements, input and delay matching buffers, and one or more 5 logic gates. Logical combination of the decoded data with a 6 delayed encoded signal provides a decoded clock. 7 The circuit can be implemented using fast ECL devices in a 8 single integrated circuit. In a preferred embodiment, the 9 latch circuit pair comprise flip-flop logic circuits matched 10 on an integrated circuit to equalize signal propagation 11 delays through the flip-flops. 12 Brief Description Of The Drawings 13 The above and other advantages of the present 14 invention will be apparent upon consideration of the 15 following detailed description, taken in conjunction with 16 the accompanying drawings, in which: 17 FIG. 1 is a signal diagram illustrating the method 18 of the present invention.; 19 FIG. 2 is a schematic of an embodiment of the 20 Manchester decoder circuit of the present invention; and 21 FIG. 3 is a timing diagram of the circuit of FIG. 22 23 2. Detailed Description Of The Invention 24 25 Manchester encoding is a method of combining a 26 serial data stream and a synchronized clock signal into a 27 28

PCT/US90/03629

I. single signal. It can be accomplished, for example, by 2 combining a serial data stream of NRZ data with a 3 synchronized 50% duty cycle clock signal in an exclusive-NOR 4 logical operation. As a result of this operation, the data 5 becomes encoded as a series of two-bit codes. A logical "1" 6 is represented as a data bit cell in which the signal is at 7 a high level for the first half of the data bit cell and at 8 a low level for the second half. Thus a logical "1" is 9 encoded as a two-bit code 1,0, each code bit cell being onehalf the data bit cell. A logical "0" is represented as a 10 data bit cell in which the signal is at a low level for the 11 12 first half of the data bit cell and at a high level for the second half. Thus a logical "0" is encoded as a two-bit 13 14 code 0,1.

3

15 By examining examples of typical Manchester 16 encoded data streams, it can be seen that a transition in 17 the original data from a logical "0" to a logical "1" causes 18 the Manchester encoded data stream to contain a sequence of 19 two code bits equal to 1. Likewise when the original data 20 transitions from a logical "1" to a logical "0", the 21 Manchester encoded data stream contains a sequence of two 22 code bits equal to 0. At all other times, i.e., when the 23 original data is a stream of consecutive logical "1"s or 24 "0"s, the Manchester encoded data stream consists of 25 alternating 1 and 0 code bits.

26 Referring to FIG. 1, an exemplary Manchester
27
28

PCT/US90/03629

I encoded waveform 100 having clock periods 102 is shown. 2 Each clock period 102 defines a data bit cell including two 3 code bit cells (e.g., high state code bit cell 104 and low 4 state code bit cell 106). Waveform 100 has falling edge 5 transitions A.C.E.G.I.K.M and O and rising edge transitions B,D,F,H,J,L and N. Transitions A,B,C,E,F,H,J,L,M and O each 6 7 occurs in the center of a clock period, and thus each 8 conveys information: the falling edge transitions represent 9 logical "1's", and the rising edge transitions represent logical "0's". Transitions D,G,I,K and N each occur at an 10 11 edge of a clock period, and thus do not convey data. The 12 preferred method of the present invention for extracting a data signal from a Manchester encoded waveform is described 13 below with reference to the exemplary waveform of FIG. 1. 14 15 As a first step in the preferred method, each

16 transition in the waveform is detected, although, as will be 17 apparent, it is only necessary to detect the transitions 18 occurring in the middles of clock periods 102. For each 19 detected transition, the state (high or low) of the waveform 20 100 between one-half and one clock period preceding the 21 detected transition is determined. Thus, for example, 22 assuming transition B to have been detected, the state (low) 23 of waveform 100 at point 101 is determined.

An output signal 103 is then generated having a pespectively first and a second state, preferably comprising a low state to represent a logical "0" in the encoded data and a high



PCT/US90/03629

state to represent a logical "1", although an inverse relationship may also be used if desired to represent the original data. The output signal, the clock periods of which may be delayed with respect to the clock periods of waveform 100, is characterized by the following rules based on the direction of the detected transitions and the correspondingly determined state of waveform 100:

8 a. if a detected transition is a rising transition and 9 the determined state of the waveform is a low state (e.g., 10 the conditions shown by arrow 108), the output signal (which 11 in the example is assumed to begin as a logical "1") changes 12 from a high state to a low state;

b. if a detected transition is a rising transition and
the determined state of the waveform is a high state (e.g.,
the conditions shown by arrow 110), the output signal
remains in its previous state;

c. if a detected transition is a falling transition and
the determined state of the waveform is a low state (e.g.,
the conditions shown by arrow 112), the output signal again
remains in its previous state; and

d. if a detected transition is a falling transition and
the determined state of the waveform is a high state (e.g.,
the conditions shown by arrow 114), the output signal.
changes from a low state to a high state.

As can be seen, transitions which occur at an edge of the clock period (e.g., 116 and 118) are governed by 27

PCT/US90/03629

6

rules (b) and (c) above, and thus produce no change in
output signal 103.

3 An embodiment 200 of the Manchester decoder 4 circuit of the present invention is shown in FIG. 2. For purposes of illustration, a timing diagram of the circuit 5 200 of FIG. 2 is shown in FIG. 3, with corresponding signal ΰ 7 points indicated in each figure. Referring to FIGS. 2 and 8 3, a Manchester encoded signal 300 is coupled through buffer 9 circuit 202 to the clocking input of flip-flop FF2 and to 10 the input of delay element circuit 204. Buffer circuit 202 also inverts the encoded signal 300 and provides inverted 11 signal 302 to the clocking input of flip-flop FF1. 12

13 Delay element circuit 204 generates delayed 14 encoded signals 304 and 306. Signal 304 is delayed by 1/2 15 of a clock period of the original clock encoded in signal 300, and signal 306 is delayed by 3/4 of a clock period. 16 17 The length of the delay depends on the speed at which data is transferred to circuit 200. For example, at a data 18 19 transfer rate of 100 Megabits per second, delay element 20 circuit 204 would be implemented to delay signal 304 by 5.0 21 nanoseconds(ns), and signal 306 by 7.5 ns. Delay element 22 circuit 204 may be implemented using a fixed or programmable 23 delay line circuit. Alternately, if it is desired that 24 circuit 200 be implemented in a fully integrated circuit, 25 delay element circuit 204 may be implemented as a high-speed 26 clock circuit and a multiple-output shift register circuit 27

PCT/US90/03629

L to generate the delayed signals 304 and 306. 2 Delayed encoded signal 306 is provided to the data input D of each flip-flop FF1, FF2. Flip-flops FF1 and FF2 3 4 are rising edge triggered flip-flop circuits. FF1 samples 5 delayed encoded signal 306 when the inverted encoded signal 302 at its clocking input transitions from a low level to a 6 7 high level (i.e., on a rising edge of inverted signal 302). Thus in effect FF1 is clocked once for each falling edge of 8 encoded signal 300. FF2 samples delayed encoded signal 306 9 when the original encoded signal 300 at its clocking input 10 transitions from a low level to a high level (i.e., on a 11 rising edge of encoded signal 300). As described above, it 12 is a property of a Manchester encoded signal that a 13 transition occurs in the midpoint of every data cell due to 14 the encoded clock signal. The encoded data is represented 15 by the direction of that transistion. Thus, depending on 16 17 the data represented in each data cell of the encoded signal, either FF1 or FF2 will be clocked by an edge or 18 19 transition at the midpoint of each data cell. Although 20 edges are also present at the boundaries of the data cells, 21 these transitions do not cause the latched data output of 22 either flip-flop FF1 or FF2 to change because the data at 23 the input of the flip-flop will be the same as the data 24 previously latched.

The data signal at the D input of FF1 (delayed signal 306) represents the original encoded signal 300

PCT/US90/03629

8

delayed by 3/4 of a data cell, which is equivalent to 1-1/2 1 code bit cells. If, when a rising edge transition in 2 inverted signal 302 causes FF1 to sample the data at its D 3 input, the sampled data is a 1, then it is known that 4 original encoded signal 300 has been a 1 for two consecutive 5 code bit cells and that the decoded data should change from 6 a logical "0" to a logical "1". Flip-flop FF1 accordingly 7 outputs a 1 on its Q output which is coupled to the set 8 control input of an SR flip-flop FF3. This transition, 9 shown for example by point 308 on signal 310, causes the Q 10 output of FF3 to be set to a "1". The signal 312 at the Q 11 output of flip-flop FF3 is coupled back to the reset control 12 input of FF1 to cause signal 310 at the Q output of FF1 to 13 return to 0 after FF3 has been successfully set. This 14 prevents flip-flop FF1 from trying to set flip-flop FF3 at 15 the same time flip-flop FF2, the operation of which is 16 described below, may try to reset flip-flop FF3. 17

If, on the other hand, the data at the D input of 18 flip-flop FF1 is a 0 when sampled, it is known that original 19 encoded signal 300 has not been a 1 for two consecutive code 20 21 bit cells, indicating that the encoded data has not changed 22 from a logical "0" to a logical "1". Therefore flip-flop 23 FF1 remains in the 0 state (i.e., the signal at Q output of 24 FF1 remains 0) and FF3 is not set. This is the result, for 25 example, whenever flip-flop FF1 is clocked by an edge at the 26 boundary of a data cell.

27

PCT/US90/03629

9

Flip-flop FF2 operates in a similar manner to 1 reset FF3 whenever the data at its D input (delayed signal 2 306) is a 0 when flip-flop FF2 is clocked by a rising edge 3 in signal 300. As in the case of FF1, the data signal at 4 the D input of FF2 (delayed signal 306) represents the 5 original encoded signal 300 delayed by 3/4 of a data cell, 6 which is equivalent to 1-1/2 code bit cells. If, when a 7 rising edge transition in non-inverted signal 300 causes FF2 8 to sample the data at its D input, the sampled data is a O, 9 then it is known that original encoded signal 300 has been a 10 0 for two consecutive code bit cells and that the decoded 11 data should change from a logical "1" to a logical "0". 12 Flip-flop FF2 accordingly outputs a 1 on its inverted Q 13 output which is coupled to the reset control input of SR 14 flip-flop FF3. This transition, shown for example by point 15 314 on signal 316, causes the Q output of FF3 to be set to a 16 The signal at the inverted Q output of flip-flop FF3 17 "0". is coupled back to the set control input of FF2 to cause 18 signal 316 at the inverted Q output of FF2 to return to 0 19 after FF3 has been successfully reset. This coupling back 20 21 prevents flip-flop FF2 from trying to reset flip-flop FF3 at 22 the same time flip-flop FF1 may be trying to set flip-flop 23 FF3.

If, on the other hand, the data at the D input of flip-flop FF2 is a 1 when sampled, it is known that original encoded signal 300 has not been a 0 for two consecutive code 27

### PCT/US90/03629

10

bit cells, indicating that the encoded data has not changed
from a logical "1" to a logical "0". Therefore flip-flop
FF2 remains in the 1 state (i.e., the signal at inverted Q
output of FF2 remains 0) and FF3 is not reset. This is
always the result when flip-flop FF2 is clocked by an edge
at a boundary of a data cell.

7 The Q output of flip-flop FF3 is coupled to an 8 input of each of exclusive-OR logic gates 206 and 208. A 9 second input of logic gate 206 is coupled to to the 1/2 10 clock period delay line of delay element circuit 204 by a 11 plurality of delay matching buffer circuits 210. The 12 Manchester encoded data signal delayed by 1/2 clock period 13 (signal 304) is combined with the decoded data at the Q output of FF3 (signal 312) to recover the clock from the 14 15 encoded signal.

There is a delay in the decoded data of signal 312 16 17 relative to the original data encoded in signal 300. This 18 delay includes a 1/2 data cell delay which, in recovering 19 the clock signal, is compensated for by the delay of 1/2 20 clock period in signal 304. There is additional delay in 21 the decoded data due to signal propagation delays through 22 flip-flops FF1/FF2 and FF3. Delay matching buffer circuits 23 210 compensate for this delay (see signal 317). Preferably, 24 flip-flops FF1, FF2 and FF3, and delay matching buffers 210 25 are implemented in a single integrated circuit to minimize 26 variations in the signal propagation delays of the different 27

28 .

1 component circuits that might be caused by variations in the 2 semiconductor processes used to manufacture the circuits. ECL devices are preferred because of their speed, although 3 other technologies also may be used. Delay matching buffers 4 5 210 can be implemented as desired to emulate the signal propagation delays of the flip-flops during operation. If 6 7 the circuit is implemented using discrete components, delay matching buffers can be implemented using conventional fixed 8 or programmable delay elements. 9

The clock signal at the output of exclusive-OR 10 gate 206 (signal 318) is inverted with respect to original 11 clock signal 320. This arrangement is useful for subsequent 12 circuitry because the rising edge of the inverted clock 13 occurs in the center of each data cell of the decoded data 14 (signal 312), thus giving equal set up and hold times for 15 clocking the decoded data into additional circuits. Because 16 the decoded data signal 312 is coupled through exclusive-OR 17 gate 206 to generate the recovered clock 318, the recovered 18 clock will be delayed from the centar of the data cells of 19 the decoded data by the propagation delay of exclusive-OR 20 21 gate 206. If it is desired that the propagation delay of 22 exclusive-OR gate 206 be cancelled, the decoded data signal 23 312 can be coupled through an optional delay element, such 24 as exclusive-OR gate 208 shown in FIG. 2, preferably in the 25 same integrated circuit, to provide a data signal output having a matching delay. 26

27 28

# PCT/US90/03629

	12
ľ	Thus a novel circuit for decoding a Manchester
2	encoded digital communication signal has been described.
3	One skilled in the art will appreciate that the present
4	invention can be practiced by other than the described
5	embodiments. For example, flip-flops FF1 and FF2 can be
6	replaced by falling edge triggered flip-flops if the
7	clocking inputs provided to the two flip-flops are reversed.
8	Further, each flip-flop can be replaced by other latch
9	circuits having cross-coupled logic gates, and alternate
10	circuitry may be used to condition the control signals
11	provided to set and reset flip-flop FF3 to avoid conflict.
12	The described embodiments are presented for purposes of
13	illustration and not of limitation, and the present
14	invention is limited only by the claims which follow.
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	

THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS: -

1. A method for extracting a data signal from a Manchester code signal, the Manchester code signal having low and high states, rising and falling transitions between the low and high states, and a clock period defining data cells, the method comprising the steps of:

detecting the transitions in the Manchester code signal;

for each detected transition, determining the state of the Manchester code signal at a point in the Manchester code signal between one-half and one clock period preceding the detected transition; and

generating an output signal having first and second states corresponding respectively to low and high states, the output signal being characterized with respect to each detected transition and correspondingly determined state of the Manchester code signal in that:

a. if a detected transition is a rising transition
 and the determined state of the Manchester code signal is a
 low state, the output signal changes from the second state to
 the first state;

b. if a detected transition is a rising transition and the determined state of the Manchester code signal is a high state, the output signal remains in its previous state;

c. if a detected transition is a falling transition and the determined state of the Manchester code signal is a



5

1.20

• • • • •

15

.....

. .

20

. . . . . .

25

PCT/US90/03629

14 1 low state, the output signal remains in its previous state; 2 and 3 d. if a detected transition is a falling transition and the determined state of the Manchester code signal is a 4 high state, the output signal changes from the first state 5 6 state to the second state. 7 8 2. The method of claim 1 further comprising a 9 method for extracting a clock signal from the Manchester 10 code signal, the clock signal extracting method comprising 11 the steps of: 12 delaying the Manchester code signal; and 13 combining the generated output signal in an exclusive-OR logic operation with the delayed Manchester code signal. 14 15 An apparatus for extracting a data signal 16 з. from a Manchester code signal, the Manchester code signal 17 having low and high states, rising and falling transitions 18 19 between the low and high states, and a clock period defining 20 data cells, the apparatus comprising: 21 means for detecting the transitions in the Manchester 22 code signal; 23 means for determining for each detected transition the 24 state of the Manchester code signal at a point in the Manchester code signal between one-half and one clock period 25 26 preceding the detected transition; and 27 28 



means for generating an output signal having first and second states corresponding respectively to low and high states, the output signal being characterized with respect to each detected transition and correspondingly determined state of the Manchester code signal in that:

a. if a detected transition is a rising transition and the determined state of the Manchester code signal is a low state, the output signal changes from the second state to the first state;

b. if a detected transition is a rising transition and the determined state of the Manchester code signal is a high state, the output signal remains in its previous state;

c. if a detected transition is a falling transition and the determined state of the Manchester code signal is a low state, the output signal remains in its previous state; and

d. if a detected transition is a falling transition and the determined state of the Manchester code signal is a high state, the output signal changes from the first state to the second state.

4. The apparatus of claim 3 further comprising means for extracting a clock signal from the Manchester code signal, the clock signal extracting means comprising:

means for delaying the Manchester code signal; and means for combining the generated output signal in an exclusive-OR logic operation with the delayed Manchester



15

25

5

6.20

••••

• • • • • •

15

.....

· · · · · ·

• • • • • •

20

•••••

5. An apparatus for decoding a Manchester code signal having data cells each defined by a pair of high state and low state code bit cells and a rising or falling state transition between the code bit cells, the apparatus comprising:

first and second latch means each having a data input, a clocking input, and a data output, for latching a data signal from the data input to the data output when a clocking edge is present at the clocking input;

means for delaying the Manchester code signal between one and two code bit cells and for supplying the delayed code signal to each of the data inputs of the first and second latch means;

means for clocking the first latch means by providing a clocking edge to the clocking input of the first latch means in accordance with each falling transition of the Manchester code signal;

means for clocking the second latch means by providing a clocking edge to the clocking input of the second latch means in accordance with each rising transition of the Manchester code signal;

means for generating a data output signal at a data output, the data output signal generating means having first and second output states corresponding respectively to low and high states and first and second control

25

5

.10.

•

15

•••••

**: · ·** · · ·

20

• • • • • 3



PCT/US90/03629

17

inputs;

2 first circuit means coupled to the first Latch means and the data output signal generating means for supplying a 3 first control signal to the first control input of the data 4 output signal generating means when the delayed Manchester 5 6 code signal supplied to the data input of the first latch 7 means is in a high state when latched by the first latch 8 means, the first control signal causing the data output 9 signal generating means to operate in a first output state; 10 and

11 second circuit means coupled to the second latch means 12 and the data output signal generating means for supplying a 13 second control signal to the second control input of the 14 data output signal generating means when the delayed 15 Manchester code signal supplied to the data input of the 16 second latch means is in a low state when latched by the 17 second latch means, the second control signal causing the data output signal generating means to operate in a second 18 19 output state,

whereby the data output signal generating means
generates a data output signal representative of data
encoded in the Manchester code signal.

23

24 6. The apparatus of claim 5, further comprising
25 means for decoding a clock signal from the encoded data
26 signal.

27

PCT/L'S90/03629

18

١ 2 The apparatus of claim 5, wherein the first 7. 3 and second latch means respectively comprise first and second edge triggered flip-flop circuits. 4 5 8. The apparatus of claim 7, wherein: 6 7 the first and second flip-flop circuits each has a control input; 8 the data output signal generating means includes means 9 10 for generating an inverted data output signal; 11 the first circuit means includes means for supplying 12 one of the data output signal and the inverted data output 13 signal to the control input of the first flip-flop circuit; 14 and the second circuit means includes means for supplying 15 the other of the data output signal and the inverted data 16 output signal to the control input of the second flip-flop 17 circuit. 18 19 20 9. The apparatus of claim 5, wherein the 21 delaying means delays the encoded data signal for 1-1/2 code bit cells. 22 23 24 10. The apparatus of claim 6, wherein the clock 25 signal decoding means comprises: 26 second means for delaying the Manchester code signal by 27 28

at least one code bit cell; and

5

.10.

•

15

• • • • • • •

• • • • •

· · · · ·

20

.....

25

means for coupling the at least one code bit delayed code signal to one input of an exclusive-OR logic gate, another input of which is coupled to the data output of the data output signal generating means.

11. The apparatus of claim 7, wherein the first and second flip-flop circuits are components of a single integrated circuit.

12. A decoder circuit for generating at a data output an output signal representative of data encoded in a Manchester code signal having a clock period, the circuit comprising:

an input buffer circuit having a data input for receiving a Manchester code signal, an inverting data output and a non-inverting data output;

a delay element having an input coupled to the noninverting data output of the input buffer circuit, and having an output, the delay element having a delay of three-quarters of a clock period;

a first flip-flop circuit having a data input coupled to the output of the delay element, a clocking input coupled to the inverting data output of the input buffer circuit, a non-inverting data output and a reset input;

a second flip-flop circuit having a data input coupled



#### PCT/US90/03629


20 1 to the output of the delay element, a clocking input coupled -2 to the non-inverting data output of the input buffer circuit, an inverting data output and a set input; and 3 a third flip-flop circuit having a set input coupled to ٨ 5 the non-inverting data output of the first flip-flop circuit, a non-inverting data output coupled to the reset 6 7 input of the first flip-flop circuit and to the data output of the decoder circuit, a reset input coupled to the 8 inverting data output of the second flip-flop circuit, and 9 an inverting data output coupled to the set input of the 10 second flip-flop circuit. 11 12 13. The decoder circuit of claim 12, further 13 comprising means for generating at a clock output of the 14 15 decoder circuit a clock signal representative of the clock encoded in the Manchester code signal, and for generating at 16 the data output of the decoder circuit a synchronized data 17 signal, the means comprising: 18 19 an exclusive-OR logic gate having a first data input 20 coupled to the non-inverting data output of the third flip-21 flop circuit, a second data input and a data output coupled 22 to the clock output of the decoder circuit;

a second delay element having an input coupled to the
non-inverting data output of the input buffer circuit, a
data output and a delay of one-half of a clock period;
at least one delay matching buffer circuit coupled in

## PCT/US90/03629

series between the data output of the second delay element and the second data input of the exclusive-OR logic gate; and a third delay element coupled between the non-inverting data output of the third flip-flop circuit and the data output of the decoder circuit. 

MANCHESTER ENCODED WAVEFORM



WO 91/01597

1/3

PCT/US90/03629

SUBSTITUTE SHEET




FIG.2

٩

60596/90 PCT/US90/03629


.

2/3

÷

WO 91/01597

FIG. 3



2	UNIERNATIONAL	SEARCH REPORT	PCT/US 90/03629	
CLASSIFICATION OF SUI	JECT MATTER - (if several classification			
	ent Classification (IPC) or in both Nationa			
Int.Cl. 5	H03M5/12			
	·			
L FIELDS SEARCHED	Minimum Dae	umentation Searched		
Classification System		Classification Symbols		
Int.Cl. 5	H03M; G11B;	H04L		
		her than Minimum Documentation his are Included in the Fields Searched <sup>A</sup>		
III. DOCUMENTS CONSIDI	RED TO BE RELEVANT <sup>®</sup>			
Category Citation o	Document, '' with indication, where appre-	upriate, of the relevant passages 14	E Relevant to Claim No.13	
see co	US,A,3659286 (C.R.PERKINS ET AL.) 25 April 1972 see column 2, line 30 - column 4. line 70; figures 1-2			
31 J	DE,A,2234203 (LICENTIA PATENT-VERWALTUNGS-GMBH) 31 January 1974 see page 8, line 25 - page 38, line 8; figures 1-5			
A EDN ELECTRICAL DESIGN NEWS. vol. 17, no. 18, 15 Septemb MASSACHUSETT page 48 P.ALFKE: "EXCLUSIVE-OR GATES SIMPLIF see the whole document			1-5, 12-13	
		- f		
<ul> <li>A" document defining the general state of the art which is not crited considered to be of particular relevance</li> <li>"E" carlier document but published on or after the international filing date</li> <li>"C" document which may throw doubts on priority claim(s) or involution of the stabilish the publication date of another filing date</li> <li>"O" document referring to an oral disclosure, use, exhibition or other means</li> <li>"P" document published prior to the international filing date but</li> </ul>		<ul> <li>or priority date and not in conflict wich invention</li> <li>N" document of particular relevance; the cannot he considered novel or cannot involve an inventive step</li> <li>N' document of particular relevance; the cannot he considered novel or cannot document of particular relevance; the cannot he considered to involve an in document is combined with one or m ments, such combination heing obvio in the art.</li> </ul>	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu- nents, such combination being obvious to a person skilled	
IV. CERTIFICATION				
Date of the Actual Completion of the International Search Report 22 OCTOBER 1990 16. 11. 90			Search Report	
International Searching Autho	rity	Signature of Authorized Officer	1	
EURO	PEAN PATENT OFFICE	CARTRYSSE A.A	1-	

S. S. Samera S. S. S.

# PCT/US 90/03629

II. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)					
Category	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No			
<b>A</b>	INTERNATIONAL JOURNAL OF ELECTRONICS. vol. 49, no. 2, August 1980, LONDON GB pages 175 - 177; M.S.PRAKASH RAO ET AL.: "MANCHESTER DECODER USING SN-7474"				
<b>A</b>	US,A,3594738 (P.R.CALLENS) 20 July 1971				
4	EP,A,0168770 (SIEMENS AG.) 22 January 1986				
۹	GB,A,2171277 (THE PLESSEY COMPANY PIC) 20 August 1986				
A	EP,A,0194385 (INTERNATIONAL COMPUTERS LIMITED ICL HOUSE) 17 September 1986				
A	PATENT ABSTRACTS OF JAPAN vol. 9, no. 23 (E-293)(1746) 30 January 1985, & JP-A-59 171242 (FUJITSU K.K.) 27 September 1984,				
ĺ	see the whole document				
		•			
i i					

# ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

PCT/US 90/03629 38927 SA

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information. 22/1 22/10/90

Patent document cited in search report	Publication date	Patent family niember(s)	Publication date
US-A-3659286	25-04-72	None	
DE-A-2234203	31-01-74	None	
US-A-3594738	20-07-71	DE-A- 191335 FR-A- 158449 GB-A- 122753	26-12-69
EP-A-0168770	22-01-86	JP-A- 6103974 US-A- 466376	
GB-A-2171277	20-08-86	None	
EP-A-0194385	17-09-86	AU-B- 58222 AU-A- 544218 JP-A- 612083 US-A- 468823	B611-09-861816-09-86

For more details about this annex : see Official Journal of the Luropean Patent Office, No. 12/82