

(51) International Patent Classification:
H02H 11/00 (2006.01)(21) International Application Number:
PCT/EP2018/069375(22) International Filing Date:
17 July 2018 (17.07.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
15/655,111 20 July 2017 (20.07.2017) US(71) Applicant: **CONNAUGHT ELECTRONICS LTD.**
[IE/IE]; Dunmore Road, Tuam, County Galway (IE).(72) Inventors: **HAMARD, Guillaume**; c/o Valeo North
America, Inc., 150 Stephenson Highway, Troy, Michi-
gan 48083 (US). **GAGNON, Noah**; c/o Valeo NorthAmerica, Inc., 150 Stephenson Highway, Troy, Michi-
gan 48083 (US). **LEBHERZ, Dominic**; Laiernstr. 12,
74321 Bietigheim-Bissingen (DE). **FRITSCHER, Wol-
fram**; Laiernstr. 12, 74321 Bietigheim-Bissingen (DE).(74) Agent: **JAUREGUI URBAHN, Kristian**; Laiernstr. 12,
74321 Bietigheim-Bissingen (DE).(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,
KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(54) Title: REVERSE CURRENT PREVENTION FOR FET USED AS REVERSE POLARITY PROTECTION DEVICE




FIG. 1

(57) **Abstract:** A battery reverse polarity protection circuit. The battery reverse polarity protection circuit includes a field effect transistor (FET) coupled to a control circuit. The FET is configured to transmit an input voltage from a normal-polarity-connected battery to an output terminal, and block the input voltage from a reverse-polarity-connected battery to the output terminal. The control circuit is coupled to the input terminal, the output terminal, and a common terminal and is configured to detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, that the input voltage is less than an output voltage, indicating onset of an abnormal operating mode, and turn off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

REVERSE CURRENT PREVENTION FOR FET USED AS REVERSE POLARITY PROTECTION DEVICE

BACKGROUND

[0001] Reverse polarity protection is to protect a direct current (DC) powered device or equipment from potential damage when a battery has been installed backwards, or when the leads (wires) from a DC power source have been reversed.

SUMMARY

[0002] In general, in one aspect, the invention relates to a battery reverse polarity protection circuit. The battery reverse polarity protection circuit includes (i) an input terminal configured to receive an input voltage, (ii) an output terminal configured to provide an output voltage to a load device, (iii) a common terminal for referencing the input voltage and the output voltage, (iv) a field effect transistor (FET) having an FET drain terminal coupled to the input terminal, an FET source terminal coupled to the output terminal, and an FET gate terminal coupled to a control circuit, where the FET is configured to transmit the input voltage from a normal-polarity-connected battery to the output terminal, and block the input voltage from a reverse-polarity-connected battery to the output terminal, and (v) the control circuit coupled to the input terminal, the output terminal, and the common terminal and configured to detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, that the input voltage is less than the output voltage, indicating onset of an abnormal operating mode, and turn off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode.

[0003] In general, in one aspect, the invention relates to a battery reverse polarity protection circuit. The battery reverse polarity protection circuit includes (i) an

input terminal configured to receive an input voltage, (ii) an output terminal configured to provide an output voltage to a load device, (iii) a common terminal for referencing the input voltage and the output voltage, (iv) a metal-oxide-semiconductor field effect transistor (FET) having a FET drain terminal coupled to the input terminal, a FET source terminal coupled to the output terminal, and a FET gate terminal coupled to a control circuit, where the FET is configured to transmit the input voltage from a normal-polarity-connected battery to the output terminal, and block the input voltage from a reverse-polarity-connected battery to the output terminal, and (v) the control circuit coupled to the input terminal, the output terminal, and the common terminal and configured to detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, that a decreasing rate of the input voltage exceeds a pre-determined threshold, indicating onset of an abnormal operating mode, and turn off the FET to prevent the output voltage being affected by the input voltage during the abnormal operating mode.

[0004] In general, in one aspect, the invention relates to a method for battery reverse polarity protection. The method includes (i) receiving, at an input terminal of a battery reverse polarity protection circuit, an input voltage from a normal-polarity-connected battery, (ii) transmitting, using a field effect transistor (FET), the input voltage from the normal-polarity-connected battery to an output terminal of the battery reverse polarity protection circuit, where the FET has an FET drain terminal coupled to the input terminal, an FET source terminal coupled to the output terminal, and an FET gate terminal coupled to a control circuit, (iii) detecting, using a control circuit while the FET transmits the input voltage from the normal-polarity-connected battery to the output terminal, that the input voltage drops below the output voltage, indicating onset of an abnormal operating mode, and (iv) turning off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode.

[0005] Other aspects of the invention will be apparent from the following description and the appended claims.

BRIEF DESCRIPTION OF DRAWINGS

[0006] FIG. 1 show a system diagram in accordance with one or more embodiments of the invention.

[0007] FIGs. 2, 3, 4, 5, 6, 7, 8, and 9 show circuit diagrams in accordance with one or more embodiments of the invention.

[0008] FIG. 10 shows a method flowchart in accordance with one or more embodiments of the invention.

DETAILED DESCRIPTION

[0009] Specific embodiments of the invention will now be described in detail with reference to the accompanying figures. Like elements in the various figures are denoted by like reference numerals for consistency.

[0010] In the following detailed description of embodiments of the invention, numerous specific details are set forth in order to provide a more thorough understanding of the invention. However, it will be apparent to one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known features have not been described in detail to avoid unnecessarily complicating the description.

[0011] In the following description, any component described with regard to a figure, in various embodiments of the invention, may be equivalent to one or more like-named components described with regard to any other figure. For brevity, at least a portion of these components are implicitly identified based on various legends. Further, descriptions of these components will not be repeated with regard to each figure. Thus, each and every embodiment of the components

of each figure is incorporated by reference and assumed to be optionally present within every other figure having one or more like-named components. Additionally, in accordance with various embodiments of the invention, any description of the components of a figure is to be interpreted as an optional embodiment which may be implemented in addition to, in conjunction with, or in place of the embodiments described with regard to a corresponding like-named component in any other figure.

[0012] Throughout the application, ordinal numbers (*e.g.*, first, second, third, etc.) may be used as an adjective for an element (*i.e.*, any noun in the application). The use of ordinal numbers is not to imply or create any particular ordering of the elements nor to limit any element to being only a single element unless expressly disclosed, such as by the use of the terms "before", "after", "single", and other such terminology. Rather, the use of ordinal numbers is to distinguish between the elements. By way of an example, a first element is distinct from a second element, and the first element may encompass more than one element and succeed (or precede) the second element in an ordering of elements.

[0013] In general, embodiments of the invention provide a battery reverse polarity protection circuit that supplies battery voltage to a load device when the battery is connected with correct polarity. The battery reverse polarity protection circuit is configured to detect an abnormal condition (*e.g.*, a short circuit condition or a pull-down due to loads on the input) of the battery voltage and, in response, isolate the load device from the battery to prevent potential reset or other damage to the load device. In one or more embodiments of the invention, the battery reverse polarity protection circuit includes an input terminal to receive an input voltage, an output terminal to provide an output voltage to the load device, a common terminal for referencing the input voltage and output voltage, a field effect transistor (FET), and a control circuit coupled to the input terminal, the output terminal, and the common terminal. The FET transmits the input voltage

to the output terminal when the battery is connected with normal polarity, and blocks the input voltage to the output terminal when the battery is connected with reverse polarity. During transmission of the input voltage from the normal-polarity-connected battery to the output terminal, the control circuit may detect that the input voltage is less than the output voltage, indicating onset of an abnormal operating mode. In response, the control circuit turns off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode. In one or more embodiments of the invention, the FET is a p-channel metal-oxide-semiconductor (p-channel MOS or PMOS) device. In other words, the FET is a p-channel MOSFET.

[0014] FIG. 1 shows a system (100) in accordance with one or more embodiments of the invention. In particular, the system (100) is depicted according to the legend (1000), which is also applicable to FIGs. 2, 3, 4, 5, 6, 7, 8, and 9 below. In one or more embodiments of the invention, one or more of the elements shown in FIG. 1 may be omitted, repeated, and/or substituted. Accordingly, embodiments of the invention should not be considered limited to the specific arrangements of modules shown in FIG. 1.

[0015] As shown in FIG. 1, the system (100) includes a battery reverse polarity protection circuit (105) coupled to a battery and a load device. In particular, the solid arrows connecting the elements of the system (100) represent electrical connections, including both direct connections and indirect connections via intervening circuit components. In one or more embodiments, the load device is an electrical circuit or device that operates using an DC output voltage supplied from the battery via the battery reverse polarity protection circuit (105). Abnormal conditions of the DC output voltage received by the load device may disrupt the operation of the load device and/or damage the load device. Abnormal conditions may include excessive low voltage level, high rate of

voltage swing, incorrect voltage polarity, etc. As a result, reset condition, data corruption, component damage, etc. of the load device may occur.

[0016] In one or more embodiments, the battery reverse polarity protection circuit (105) includes an input port (113), an output port (114), an FET (*e.g.*, PMOS) denoted as Q1, and a control circuit (105). The input port (113) includes an input terminal and a common terminal depicted based on the legend (1000). The input voltage is the voltage received by the battery reverse polarity protection circuit (105) from the battery at the input terminal as referenced to the common terminal. The output port (114) includes an output terminal and the common terminal depicted based on the legend (1000). The output voltage is the voltage provided by the battery reverse polarity protection circuit (105) to the load device at the output terminal as referenced to the common terminal. For example, the input port (113) may correspond to a battery receptacle, a battery socket, battery harness, battery connector, or other means for battery connection. Further, the output port (114) may correspond to an output receptacle, output socket, output harness, output connector, or other means for load device connection. In one or more embodiments, the load device is designed to operate using a positive DC output voltage. In such embodiments, the input terminal corresponds to a positive terminal of the battery receptacle, battery socket, battery harness, battery connector, etc. The output terminal corresponds to a positive terminal of the output receptacle, output socket, output harness, output connector, etc. Further, the common terminal connects the negative terminal of the battery receptacle, battery socket, battery harness, battery connector, etc. and the negative terminal of the output receptacle, output socket, output harness, output connector, etc.

[0017] In one or more embodiments, the battery is removably coupled to the input port (113). In particular, the dashed arrow (101) represents user-removable electrical connections that may be connected and/or disconnected by a user. For example, the battery may be inserted into or otherwise connected with the battery

receptacle, battery socket, battery harness, battery connector, etc. by the user. In one or more embodiments, the battery includes a positive terminal (111) and a negative terminal (112), where the positive terminal (111) has a more positive voltage than the negative terminal (112). In those embodiments where the load device is designed to operate using a positive DC output voltage, the positive terminal (111) is designed to be connected, *e.g.*, by the user, to the input terminal of the battery reverse polarity protection circuit (105). In addition, the negative terminal (112) is designed to be connected, *e.g.*, by the user, to the common terminal of the battery reverse polarity protection circuit (105). A normal-polarity-connected battery is the battery that is inserted into or connected with the input port (113) correctly, *i.e.*, according to the designed polarity. In other words, the normal-polarity-connected battery has the positive terminal (111) connected with the input terminal and the negative terminal (112) connected with the common terminal. Accordingly, the input voltage received at the input terminal is from the positive terminal (111). In contrast, a reverse-polarity-connected battery is the battery that is inserted into or connected with the input port (113) incorrectly, *i.e.*, opposite to the designed polarity. In other words, the reverse-polarity-connected battery has the positive terminal (111) incorrectly connected with the common terminal and the negative terminal (112) incorrectly connected with the input terminal. Accordingly, the input voltage incorrectly received at the input terminal is from the negative terminal (112).

[0018] In one or more embodiments, the control circuit (105) is configured to open the FET (*e.g.*, PMOS) Q1 when the input voltage, V_{in} , becomes lower than the output voltage, V_{out} due to a fault condition (110a). In particular, the control circuit (105) opening the PMOS Q1 prevents discharging the load device capacitance C1 when the fault condition (100a) occurs. As an example, the element (113b) may correspond to a short circuit causing the fault condition (100a) where the input voltage, V_{in} , is connected to the common terminal

directly. In another example, the element (113a) may correspond to a bad or intermittent contact causing the fault condition (100a) where the input voltage, V_{in} , is pulled down to the common terminal by an external load represented by the element (113b) on the input voltage, V_{in} . In general, the energy stored in capacitor C1 is dedicated to supply load current, I_L , of the load device during power shut down (including short power interruption) through a time period depending on the values of I_L and C1.

[0019] In one or more embodiments, the FET (*e.g.*, PMOS) Q1 includes an FET drain terminal coupled to the input terminal, an FET source terminal coupled to the output terminal, and an FET gate terminal coupled to the control circuit (105). In one or more embodiments, the FET (*e.g.*, PMOS) Q1 is configured to transmit the input voltage from a normal-polarity-connected battery to the output terminal, and block the input voltage from a reverse-polarity-connected battery to the output terminal. In one or more embodiments, the FET Q1 is or otherwise includes a P-channel FET .

[0020] In one or more embodiments, the control circuit (105) is coupled to the input terminal, the output terminal, and the common terminal. In one or more embodiments, the control circuit (105) is configured to detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, onset of an abnormal operating mode. In response, the control circuit (105) is configured to turn off the FET (*e.g.*, PMOS) to prevent the output voltage from being affected by the input voltage during the abnormal operating mode. In one or more embodiments, the control circuit (105) detects the onset of the abnormal operating mode as indicated by the input voltage being less than the output voltage. Examples of such embodiments are described in reference to FIGs. 2, 3, 4, 5, 6, 7, and 8 below. In one or more embodiments, the control circuit (105) detects the onset of the abnormal operating mode as indicated by a decreasing rate of the input voltage exceeding a pre-determined

threshold. An example of such embodiments is described in reference to FIG. 9 below.

[0021] FIGs. 2, 3, 4, 5, 6, 7, and 8 show various examples of the system (100), depicted in FIG. 1 above, in accordance with one or more embodiments of the invention. In particular, the various examples are depicted according to the legend (1000) and correspond to the embodiments where the control circuit detects the onset of the abnormal operating mode as indicated by the input voltage being less than the output voltage. In one or more embodiments of the invention, one or more of the elements shown in FIGs. 2, 3, 4, 5, 6, 7, and 8 may be omitted, repeated, and/or substituted. Accordingly, embodiments of the invention should not be considered limited to the specific arrangements of modules shown in FIGs. 2, 3, 4, 5, 6, 7, and 8.

[0022] As shown in FIG. 2, the control circuit A (205) is an example of the control circuit (105) depicted in FIG. 1 above. In particular, the control circuit A (205) includes a bipolar transistor Q2 having a collector terminal coupled to the FET gate terminal, an emitter terminal coupled to the FET source terminal via a resistor R2, and a base terminal connected to a trigger circuit. In particular, the trigger circuit is the circuit controlling the voltage at the base terminal of the bipolar transistor in the control circuit. Specifically, the trigger circuit controls the voltage that causes the bipolar transistor to turn on. In the control circuit A (205), the trigger circuit includes a diode D2 and a resistor R3 connected in series. The anode and cathode of the diode D2 are coupled to the input terminal and the base terminal, respectively. Accordingly, the diode D2 and the emitter-base junction of the bipolar transistor Q2 form a voltage comparator circuit that compares the input voltage and the output voltage. More particularly, the diode D2 and the emitter-base junction of the bipolar transistor Q2 act as two mirrored input paths of the voltage comparator circuit. The trigger circuit in this configuration turns on the bipolar transistor Q2 in response to the input voltage

becoming less than the output voltage. Before the bipolar transistor Q2 is turned on, the FET gate terminal of Q1 is approximately 0 volt while the FET source terminal of Q1 is near V_{out} . Such gate-to-source voltage magnitude causes the FET (*e.g.*, PMOS) Q1 to conduct with low resistance. As a result of turning on the bipolar transistor Q2, the gate-to-source voltage magnitude of the FET (*e.g.*, PMOS) Q1 is reduced to turn off the FET (*e.g.*, PMOS) Q1.

[0023] FIG. 3 shows an equivalent circuit (305) to illustrate further how the bipolar transistor Q2 is activated (*i.e.*, turned on to conduct electrical current). In the description below, each component is referred to using the component symbol. In the equivalent circuit (305), D_Q2 represents the base-emitter junction of Q2, R_Q2 represents the emitter-collector resistance of Q2, and R_Q1 represents the drain-source resistance of Q1. In the initial DC condition of normal operation, V_{in} is a positive voltage, such as 12V. R_Q1 is small since Q1 is fully "on", therefore the drain-to-source voltage drop V_{on} is small (*e.g.*, less than 20mV depending on the load device). Accordingly, V_{out} is nearly equal to (*e.g.*, 20mV lower than) V_{in} . The voltage at N1 will be higher than N2 due to the presence of R2. if R_Q2 decreases enough to activate Q1, then there would be a voltage divider of R1 and R2, causing N2 to drop.

[0024] As V_{in} drops in an abnormal operating mode (*e.g.*, a short circuit condition at the input terminal), the voltage at N1 drops faster than N2 because the voltage at N2 cannot respond instantly due to C1, R_Q1, and R2. This allows current to flow through D_Q2, thus activating Q2 to conduct. As Q2 conducts (*i.e.*, R_Q2 decreases) the voltage at N3 rises to cause Q1 to conduct less (*i.e.*, R_Q1 increases). As R_Q1 increases, N2 decreases less, which increases the current through D_Q2 and causes Q2 to conduct more. This cycle is self-reinforcing and turns off Q1 completely, blocking the reverse current path from the output terminal to the input terminal. In other words, turning off Q1 prevents the output voltage being affected by the input voltage during the abnormal operating mode.

[0025] FIG. 4 shows a diagram (400) illustrating isolating the output voltage from the input voltage by turning off the FET (*e.g.*, PMOS) Q1. As shown in FIG. 4, the horizontal axis corresponds to time and the vertical axis corresponds to the output voltage. From time T1 through T2, the FET (*e.g.*, PMOS) Q1 transmits the input voltage from the battery to output terminal. Accordingly, the output voltage stays constant over time. Specifically, V_{out} equals V_{in} minus the drain-to-source voltage drop V_{on} . At time T2, the control circuit detects the onset of an abnormal operating mode to turn off the FET (*e.g.*, PMOS) Q1. Accordingly, the output voltage is isolated from the input voltage and starts to decrease (*e.g.*, toward $V_{out} = 0$) due to discharge through the load device from T2 through T3 and beyond. For example, the abnormal operating mode may be triggered by a short circuit condition causing the input voltage to rapidly decrease to 0. By isolating the output voltage from the input voltage, the output voltage decreases at a much slower rate than the input voltage so as to avoid the reset condition or data corruption of the load device.

[0026] As shown in FIG. 5, the control circuit B (505) is a variation of the control circuit A (205) depicted in FIG. 2 above. In particular, the diode D2 depicted in the control circuit A (205) is substituted in the control circuit B (505) by an emitter-base junction of a bipolar transistor Q3 having a floating collector terminal. The substitution matches the emitter-base junction of Q3 to D_Q2 resulting a balanced circuit. In this example Q2 and Q3 are the SMBT3906DW1, which contains two PNP transistors in a single package. This helps to eliminate process variations and differences in junction temperature between Q2 and Q3. In addition, C3 is added to suppress a voltage spike that may appear at R3 when V_{in} rises sharply. Further, C2 compensates for worst case gain variations in Q2 by providing a higher current path for D_Q2 during a sharp voltage decrease in V_{in} . For example, consider a worst-case situation where the Q2 gain drops from 100 to 10. If V_{in} decreases from 12V to 0V (or less) rapidly (*e.g.*, less than 1 micro-

second) in a short circuit condition, V_{out} may decrease with V_{in} without C2 in the control circuit B (505).

[0027] As shown in FIG. 6, the control circuit C (605) is another variation of the control circuit A (205) depicted in FIG. 2 above. In particular, the trigger circuit of serially connected diode D2 and resistor R3 is substituted by a resistor R3 coupling the FET drain terminal and the base terminal of the bipolar transistor Q2. This control circuit C (605) works well when V_{in} decreases slowly, but may have a slightly slower response than the control circuit A (205) when V_{in} decreases quickly.

[0028] As shown in FIG. 7, the control circuit D (705) is a variation of the control circuit C (605) depicted in FIG. 6 above. In particular, an inductor L1 is inserted between the resistor R3 and the FET drain terminal. In other words, the input terminal and the resistor R3 are collectively coupled to the FET drain terminal via the inductor L1. The addition of L1 increases the response speed by amplifying the difference between V_{in} and V_{out} during the transient condition.

[0029] As shown in FIG. 8, the control circuit E (805) is yet another variation of the control circuit A (205) depicted in FIG. 2 above. In particular, the voltage comparator circuit formed by the diode D2 and the emitter-base junction of the bipolar transistor Q2 is substituted by a voltage comparator integrated circuit X1. The voltage comparator integrated circuit X1 compares V_{in} and V_{out} via two resistor divider networks and deactivates Q1 when V_{in} decreases below V_{out} . The voltage comparator integrated circuit X1 may improve the response time of the control circuit E (805), but may have higher component cost than the control circuit A (205).

[0030] FIG. 9 shows an example of the system (100), depicted in FIG. 1 above, in accordance with one or more embodiments of the invention. In particular, the example is depicted according to the legend (1000) and corresponds to the

embodiments where the control circuit detects the onset of the abnormal operating mode as indicated by a decreasing rate of the input voltage exceeding a pre-determined threshold. In one or more embodiments of the invention, one or more of the elements shown in FIG. 9 may be omitted, repeated, and/or substituted. Accordingly, embodiments of the invention should not be considered limited to the specific arrangements of modules shown in FIG. 9.

[0031] As shown in FIG. 9, the trigger circuit controlling the voltage at the base terminal of Q2 includes the resistor R3 and the diode D2. The resistance of R3 and transistor properties of Q2 are selected such that Q2 is turned off when V_{in} quickly drops below a voltage threshold. This is distinct from the examples shown in FIGs. 2, 3, 4, 5, 6, 7, and 8 in that the trigger condition is not related to V_{out} , but depends on the choice of R3 and Q2. Before the bipolar transistor Q2 is turned off, the FET gate terminal of Q1 is near 0 volt while the FET source terminal of Q1 is near V_{out} . Such gate-to-source voltage magnitude causes the FET (*e.g.*, PMOS) Q1 to conduct with low resistance. As a result of turning off the bipolar transistor Q2, the gate-to-source voltage magnitude of the FET (*e.g.*, PMOS) Q1 is reduced to turn off the FET (*e.g.*, PMOS) Q1 to prevent V_{out} from being driven by V_{in} to decrease rapidly. However, if V_{in} decreases slowly, the circuit may not trigger fast enough to fully isolate V_{out} from V_{in} .

[0032] FIG. 10 shows a method flowchart in accordance with one or more embodiments. In one or more embodiments, the method may be based on one or more control circuits described in FIGs. 1-9 above. One or more steps shown in FIG. 10 may be omitted, repeated, and/or performed in a different order among different embodiments of the invention. Accordingly, embodiments of the invention should not be considered limited to the specific number and arrangement of steps shown in FIG. 10.

- [0033] Initially, in Step 1001, an incorrect input voltage is received at an input terminal of a reverse polarity protection circuit from a reverse-polarity-connected battery. The reverse-polarity-connected battery is incorrectly connected via the reverse polarity protection circuit to a load device. In one or more embodiments, the load device is designed to operate using a positive DC output voltage from an output terminal of the reverse polarity protection circuit. In other words, the load device is to indirectly receive power from the positive terminal of the battery. However, the negative terminal of the battery is incorrectly connected to the input terminal of the reverse polarity protection circuit.
- [0034] In Step 1002, the output terminal of the reverse polarity protection circuit is blocked, using a field effect transistor (FET, *e.g.*, PMOS) of the reverse polarity protection circuit, from receiving the incorrect input voltage from the reverse-polarity-connected battery.
- [0035] In Step 1003, a correct input voltage is received at the input terminal from a normal-polarity-connected battery. The normal-polarity-connected battery is correctly connected via the reverse polarity protection circuit to the load device. In the embodiments where the load device is designed to operate using a positive DC output voltage from the output terminal of the reverse polarity protection circuit, the positive terminal of the battery is correctly connected to the input terminal of the reverse polarity protection circuit.
- [0036] In Step 1004, the correct input voltage is transmitted, using the FET (*e.g.*, PMOS), from the normal-polarity-connected battery to the output terminal of the battery reverse polarity protection circuit to power the load device.
- [0037] In Step 1005, using a control circuit while the FET (*e.g.*, PMOS) transmits the correct input voltage from the normal-polarity-connected battery to the output terminal, an onset of an abnormal operating mode is detected. In one or more

embodiments, detecting the onset of an abnormal operating mode is performed by detecting that the input voltage drops below the output voltage.

[0038] In Step 1006, in response to detecting the onset of the abnormal operating mode, a bipolar transistor in the control circuit is turned on using a trigger circuit coupled to the input terminal and a based terminal of the bipolar transistor. In one or more embodiments, the trigger circuit includes a diode (*e.g.*, a discrete diode component or an emitter-based junction of a discrete bipolar transistor component) that lowers the voltage at the base terminal when the input voltage drops below the output voltage in a short circuit condition.

[0039] In Step 1007, in response to turning on the bipolar transistor, a gate-to-source voltage magnitude of the FET (*e.g.*, PMOS) is reduced to turn off the FET (*e.g.*, PMOS). In one or more embodiments, the collector terminal of the bipolar transistor is connected to the FET gate terminal and the emitter terminal of the bipolar transistor is connected to the output terminal. Accordingly, turning on the bipolar transistor reduces the voltage difference between the collector terminal and emitter terminal so as to reduce the gate-to-source voltage magnitude of the FET (*e.g.*, PMOS).

[0040] In Step 1008, the FET (*e.g.*, PMOS) is turned off to prevent the output voltage from being affected by the input voltage during the abnormal operating mode. In other words, the output voltage is isolated from the input voltage so as to prevent being affected by the short circuit condition of the input voltage.

[0041] Embodiments of the invention may be advantageously applied to automotive electronic devices that employ a P-channel MOSFET in reverse battery protection. P-channel MOSFET based reverse battery protection circuit achieves low component count and lower power dissipation than a diode-based protection circuit, while avoiding the charge pump circuit used in a N-channel MOSFET based protection circuit. Embodiments of the invention advantageously

prevent reverse current in the P-channel MOSFET based reverse battery protection circuit that causes the bulk capacitors to rapidly discharge back into the vehicle. Accordingly, embodiments advantageously prevent reset of a battery powered device due to an intermittent supply dropout, and provide sufficient time for the device software to detect rapid dropouts and perform shutdown routines.

[0042] While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.

CLAIMS

What is claimed is:

1. A battery reverse polarity protection circuit, comprising:
 - an input terminal configured to receive an input voltage;
 - an output terminal configured to provide an output voltage to a load device;
 - a common terminal for referencing the input voltage and the output voltage;
 - a field effect transistor (FET) comprising:
 - an FET drain terminal coupled to the input terminal;
 - an FET source terminal coupled to the output terminal; and
 - an FET gate terminal coupled to a control circuit,
 - wherein the FET is configured to:
 - transmit the input voltage from a normal-polarity-connected battery to the output terminal; and
 - block the input voltage from a reverse-polarity-connected battery to the output terminal; and
 - the control circuit coupled to the input terminal, the output terminal, and the common terminal and configured to:
 - detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, that the input voltage is less than the output voltage, indicating onset of an abnormal operating mode; and
 - turn off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode.
2. The battery reverse polarity protection circuit of claim 1,
 - wherein the normal-polarity-connected battery corresponds to a first battery having a first positive voltage terminal connected to the input terminal and a first negative voltage terminal connected to the common terminal,

wherein the reverse-polarity-connected battery corresponds to a second battery having a second negative voltage terminal connected to the input terminal and a second positive voltage terminal connected to the common terminal, and
wherein the FET comprises a P-channel FET.

3. The battery reverse polarity protection circuit of claim 1, wherein the control circuit comprises:
 - a first bipolar transistor having a collector terminal coupled to the FET gate terminal, an emitter terminal coupled to the FET source terminal, and a base terminal connected to a trigger circuit,
 - wherein the trigger circuit is coupled to the input terminal and configured to turn on the first bipolar transistor in response to the input voltage becoming less than the output voltage, and
 - wherein turning on the first bipolar transistor reduces a gate-to-source voltage magnitude of the FET to turn off the FET.
4. The battery reverse polarity protection circuit of claim 3,
 - wherein the trigger circuit comprises a diode coupled to the input terminal and the base terminal of the first bipolar transistor, and
 - wherein the diode and a first emitter-base junction of the first bipolar transistor form two mirrored input paths of a voltage comparator circuit.
5. The battery reverse polarity protection circuit of claim 4,
 - wherein the diode comprises a second emitter-base junction of a second bipolar transistor having a floating collector terminal.
6. The battery reverse polarity protection circuit of claim 3,
 - wherein the trigger circuit comprises a resistor coupling the FET drain terminal and the base terminal of the first bipolar transistor.

7. The battery reverse polarity protection circuit of claim 6,
wherein the input terminal and the resistor are collectively coupled to the FET drain terminal via an inductor.
8. The battery reverse polarity protection circuit of claim 1,
wherein the control circuit comprises a voltage comparator integrated circuit.
9. The battery reverse polarity protection circuit of claim 1,
wherein the abnormal operating mode is caused by a short circuit condition between the input terminal and the common terminal.
10. A battery reverse polarity protection circuit, comprising:
an input terminal configured to receive an input voltage;
an output terminal configured to provide an output voltage to a load device;
a common terminal for referencing the input voltage and the output voltage;
a metal-oxide-semiconductor field effect transistor (FET) comprising:
a FET drain terminal coupled to the input terminal;
a FET source terminal coupled to the output terminal; and
a FET gate terminal coupled to a control circuit,
wherein the FET is configured to:
transmit the input voltage from a normal-polarity-connected battery to the output terminal; and
block the input voltage from a reverse-polarity-connected battery to the output terminal; and
the control circuit coupled to the input terminal, the output terminal, and the common terminal and configured to:
detect, during transmission of the input voltage from the normal-polarity-connected battery to the output terminal, that a decreasing rate of the

input voltage exceeds a pre-determined threshold, indicating onset of an abnormal operating mode; and
turn off the FET to prevent the output voltage being affected by the input voltage during the abnormal operating mode.

11. The battery reverse polarity protection circuit of claim 10,

wherein the normal-polarity-connected battery corresponds to a first battery having a first positive voltage terminal connected to the input terminal and a first negative voltage terminal connected to the common terminal,

wherein the reverse-polarity-connected battery corresponds to a second battery having a second negative voltage terminal connected to the input terminal and a second positive voltage terminal connected to the common terminal, and

wherein the FET comprises a P-channel FET.

12. The battery reverse polarity protection circuit of claim 10, wherein the control circuit comprises:

a bipolar transistor having a collector terminal coupled to the FET gate terminal, an emitter terminal coupled to the common terminal, and a base terminal connected to a trigger circuit,

wherein the trigger circuit is coupled to the input terminal and configured to turn off the first bipolar transistor in response to the decreasing rate of the input voltage exceeding the pre-determined threshold, and

wherein turning off the first bipolar transistor reduces a gate-to-source voltage magnitude of the FET to turn off the FET.

13. The battery reverse polarity protection circuit of claim 3,

wherein the trigger circuit comprises a resistor coupling the FET drain terminal and the base terminal of the first bipolar transistor.

14. The battery reverse polarity protection circuit of claim 10,
wherein the abnormal operating mode is caused by a short circuit condition between the input terminal and the common terminal.
15. A method for battery reverse polarity protection, comprising:
receiving, at an input terminal of a battery reverse polarity protection circuit, an input voltage from a normal-polarity-connected battery;
transmitting, using a field effect transistor (FET), the input voltage from the normal-polarity-connected battery to an output terminal of the battery reverse polarity protection circuit, wherein the FET comprises:
an FET drain terminal coupled to the input terminal;
an FET source terminal coupled to the output terminal; and
an FET gate terminal coupled to a control circuit,
detecting, using a control circuit while the FET transmits the input voltage from the normal-polarity-connected battery to the output terminal, that the input voltage drops below the output voltage, indicating onset of an abnormal operating mode; and
turning off the FET to prevent the output voltage from being affected by the input voltage during the abnormal operating mode.
16. The method of claim 15, further comprising;
receiving, at the input terminal, the input voltage from a reverse-polarity-connected battery; and
blocking, using the FET, the output terminal from receiving the input voltage from the reverse-polarity-connected battery.
17. The method of claim 15,

wherein the normal-polarity-connected battery corresponds to a first battery having a first positive voltage terminal connected to the input terminal and a first negative voltage terminal connected to a common terminal,
wherein the reverse-polarity-connected battery corresponds to a second battery having a second negative voltage terminal connected to the input terminal and a second positive voltage terminal connected to the common terminal,
and
wherein the FET comprises a P-channel FET.

18. The method of claim 15, further comprising:

turning on, using a trigger circuit coupled to the input terminal and in response to the input voltage becoming less than the output voltage, a first bipolar transistor comprised in the control circuit; and
reducing, in response to turning on the first bipolar transistor, a gate-to-source voltage magnitude of the FET to turn off the FET,
wherein the first bipolar transistor comprises a collector terminal coupled to the FET gate terminal, an emitter terminal coupled to the FET source terminal, and a base terminal connected to a trigger circuit.

19. The method of claim 18,

wherein the trigger circuit comprises a diode coupled to the input terminal and the base terminal of the first bipolar transistor, and
wherein the diode and a first emitter-base junction of the first bipolar transistor form two mirrored input paths of a voltage comparator circuit.

20. The battery reverse polarity protection circuit of claim 19,

wherein the diode comprises a second emitter-base junction of a second bipolar transistor having a floating collector terminal.







FIG. 1

FIG. 2FIG. 3










FIG. 4

FIG. 5FIG. 6FIG. 7

FIG. 8FIG. 9

*FIG. 10*

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference SUS9504	FOR FURTHER ACTION see Form PCT/ISA/220 as well as, where applicable, item 5 below.	
International application No. PCT/EP2018/069375	International filing date (<i>day/month/year</i>) 17 July 2018 (17-07-2018)	(Earliest) Priority Date (<i>day/month/year</i>) 20 July 2017 (20-07-2017)
Applicant CONNAUGHT ELECTRONICS LTD.		

This international search report has been prepared by this International Searching Authority and is transmitted to the applicant according to Article 18. A copy is being transmitted to the International Bureau.

This international search report consists of a total of 3 sheets.

☒

It is also accompanied by a copy of each prior art document cited in this report.

1. **Basis of the report**

a. With regard to the **language**, the international search was carried out on the basis of:

☒

the international application in the language in which it was filed

☐

a translation of the international application into _____, which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1(b))

b. ☐

This international search report has been established taking into account the **rectification of an obvious mistake** authorized by or notified to this Authority under Rule 91 (Rule 43.6**bis**(a)).

c. ☐

With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, see Box No. I.

2. ☐

Certain claims were found unsearchable (See Box No. II)

3. ☐

Unity of invention is lacking (see Box No III)

4. With regard to the **title**,

☒

the text is approved as submitted by the applicant

☐

the text has been established by this Authority to read as follows:

5. With regard to the **abstract**,

☒

the text is approved as submitted by the applicant

☐

the text has been established, according to Rule 38.2, by this Authority as it appears in Box No. IV. The applicant may, within one month from the date of mailing of this international search report, submit comments to this Authority

6. With regard to the **drawings**,

a. the figure of the **drawings** to be published with the abstract is Figure No. 1

☐

as suggested by the applicant

☒

as selected by this Authority, because the applicant failed to suggest a figure

☐

as selected by this Authority, because this figure better characterizes the invention

b. ☐

none of the figures is to be published with the abstract

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2018/069375

A. CLASSIFICATION OF SUBJECT MATTER

INV. H02H11/00

ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H02H

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2007/268048 A1 (KOMATSU KAZUHIRO [JP] ET AL) 22 November 2007 (2007-11-22) paragraphs [0004], [0046] - [0047], [0064] - [0066]; figure 6 -----	1-20
X	US 2014/239713 A1 (KANZAKI SHOZO [JP] ET AL) 28 August 2014 (2014-08-28) paragraphs [0034] - [0036]; figure 1 -----	1,15
X	US 2013/229738 A1 (GUELTIG MICHAEL [DE]) 5 September 2013 (2013-09-05) paragraphs [0033] - [0036]; figure 3 -----	1,10,15
A	WO 01/61818 A1 (HADAR MENACHEM [IL]) 23 August 2001 (2001-08-23) page 9, line 16 - page 10, line 2; figure 5 -----	7



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

31 October 2018

Date of mailing of the international search report

07/11/2018

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Colombo, Alessandro

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2018/069375

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007268048	A1	22-11-2007	EP 1860774 A1 28-11-2007
			JP 4305875 B2 29-07-2009
			JP 2007312572 A 29-11-2007
			US 2007268048 A1 22-11-2007
US 2014239713	A1	28-08-2014	CN 104022540 A 03-09-2014
			DE 102013222746 A1 28-08-2014
			JP 5502216 B1 28-05-2014
			JP 2014166124 A 08-09-2014
			US 2014239713 A1 28-08-2014
US 2013229738	A1	05-09-2013	CA 2815248 A1 31-05-2012
			DE 102010051874 A1 24-05-2012
			DE 202010016526 U1 14-04-2011
			EP 2591550 A2 15-05-2013
			US 2013229738 A1 05-09-2013
			WO 2012069045 A2 31-05-2012
WO 0161818	A1	23-08-2001	AU 2878501 A 27-08-2001
			WO 0161818 A1 23-08-2001